US5401671A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device
Assignee: Renesas Electronics Corp
•
Filing: 1993-12-15
•
Granted: 1995-03-28
•
Expires: 2013-12-15
Abstract
Abstract A semiconductor device has an upper well of a first conductivity type formed from the surface of an active region separated by an isolation oxide film at the surface of a semiconductor substrate to a predetermined depth. A first conductivity type layer of high concentration is formed along the entire region of an active region to enclose the bottom of the upper well of the first conductivity type. A lower well of the first conductivity type of a predetermined thickness is formed as a buried layer to enclose the bottom of the first conductivity type layer of high concentration. According to this structure, the spreadout of impurities into the active region due to diffusion at the time of thermal treatment is suppressed. The semiconductor device has the wells and the buried layer of high concentration formed by implanting impurities after the step of forming the isolation oxide film, so that diffusion of impurities into the active region due to thermal treatment at the time of isolation oxide film formation is suppressed. As a result, degradation of channel effect is prevented in miniaturization of the semiconductor device.
Inventors
- 👤 Shigeki Komori
- 👤 Katsuhiro Tsukamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:47
CPC Classifications
H; H10; H10W; H10W15/00; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/854; H10D84/859; H10W15/01; H10B; H10B12/00; H10B12/30; H10B12/31
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
201 words
A method of manufacturing a semiconductor device comprising the steps of: forming an isolation oxide film at a surface of a semiconductor substrate for separating active regions; implanting impurities of a first conductivity type onto the surface of said semiconductor substrate at an implantation energy and a dosage for forming a lower well of a first conductivity type of a thickness at a predetermined depth along an entire area of said active region; implanting impurities of the first conductivity type at an implantation energy and at a dosage that are lower and higher, respectively, than those of the formation of said lower well of the first conductivity type for forming a first conductivity type layer of high concentration along the entire region of said active region to be adjacent to the upper face of said lower well of the first conductivity type; and implanting impurities of the first conductivity type at an implantation energy and a dosage that are lower than those of the formation of said first conductivity layer for forming an upper well of the first conductivity type along the entire area of said active region to be adjacent to the upper face of said first conductivity type layer.
Claim 2
Independent Claim
201 words
A method of manufacturing a semiconductor device comprising the steps of: forming an isolation oxide film at a surface of a semiconductor substrate for separating active regions; implanting impurities of a first conductivity type onto the surface of said semiconductor substrate at an implantation energy and a dosage for forming a lower well of a first conductivity type of a thickness at a predetermined depth along an entire area of said active region; implanting impurities of the first conductivity type at an implantation energy and at a dosage that are lower and higher, respectively, than those of the formation of said lower well of the first conductivity type for forming a first conductivity type layer of high concentration along the entire region of said active region to be adjacent to the upper face of said lower well of the first conductivity type; and implanting impurities of the first conductivity type at an implantation energy and a dosage that are lower than those of the formation of said first conductivity layer for forming an upper well of the first conductivity type along the entire area of said active region to be adjacent to the upper face of said first conductivity type layer.
Claim 3
Dependent Claim
134 words
The method of manufacturing a semiconductor device according to claim 1, wherein said first conductivity type is p type, and wherein said step of forming a lower well of the first conductivity type is carried out by implanting boron at an implantation energy of 300 KeV-3 MeV and a dosage of 1×10 12 -1×10 16 /cm 2 , said step of forming a first conductivity type layer of high concentration is carried out by implanting boron at an implantation energy of 50 KeV-1 MeV and at a dosage of 1×10 11 -1×10 15 /cm 2 , and said step of forming an upper well of the first conductivity type is carried out by implanting boron at an implantation energy of 5-100 KeV and at a dosage of 1×10 10 -1×10 15 /cm 2 .
Claim 4
Dependent Claim
106 words
The method of manufacturing a semiconductor substrate according to claim 1, further comprising the step of forming, after the step of forming said isolation oxide film and before the step of forming said lower well of the first conductivity type, a second conductivity type well by implanting impurities of the second conductivity type at an implantation energy and at a predetermined dosage at a location adjacent to the bottom of said lower well of the first conductivity type and enclosing the outer circumferential sidewalls of said lower well of the first conductivity type and said first conductivity type layer of high concentration, that are formed later.
Claim 5
Dependent Claim
137 words
The method of manufacturing a semiconductor device according to claim 3 wherein said step of forming said second conductivity type well comprises the steps of forming a resist film having an opening only in the region where said lower well of the first conductivity type is to be formed later, for forming a plane second conductivity type well with an implantation energy and a dosage, forming a resist film having a strip-like opening of a width around the region where said plane second conductivity type well is formed for forming with an implantation energy and a predetermined dosage a second conductivity type well of a ring configuration at a position enclosing the outer circumferential sidewalls of said lower well of the first conductivity type and said first conductivity layer of high concentration which will be formed later.
Claim 6
Dependent Claim
105 words
The method of manufacturing a semiconductor device according to claim 4, wherein said step of forming said plane second conductivity type well is carried out by implanting phosphorus at an implantation energy of 2-6 MeV and a dosage of 1×10 12 -1×10 16 /cm 2 , and wherein said step of forming said second conductivity type well of a ring configuration is carried out by implanting phosphorus at an implantation energy of 500 KeV-3 MeV and a dosage of 1×10 12 -1×10 16 /cm 2 , and an implantation energy of 200 KeV-1 MeV and a dosage of 1×10 11 ×1×10 15 /cm 2 .
Claim 7
Dependent Claim
75 words
The method of manufacturing a semiconductor device according to claim 3, further comprising the step of implanting impurities of the first conductivity type at an implantation energy and a dosage for forming a first conductivity type buried layer of high concentration to be adjacent at least to the entire bottom of said second conductivity well, after the step of forming said isolation oxide film and before the step of forming said second conductivity type well.
Claim 8
Dependent Claim
50 words
The method of manufacturing a semiconductor device according to claim 6, wherein said step of forming said first conductivity type buried layer of high concentration is carried out by implanting boron at an implantation energy of 1-3 MeV and at a dosage of 10 12 -10 13 /cm 2 .
References Cited (Backward Citations)
US4424526A
Cited
US4633289A
Cited
EP0349021A2
Cited
US4729964A
Cited
US5079181A
Cited
US5148255A
Cited
US4795716A
Cited
US5260226A
Cited
JPH0279464A
Cited
US5138420A
Cited
US5019520A
Cited
US5290714A
Cited
US5164327A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-03-27 | 1998-09-26 | 1999-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-03-27 | 2002-09-26 | 2003-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-03-27 | 2006-09-26 | 2007-03-28 | $7700.00 | Window Closed / Lapsed |