Patent US2650489A successfully refreshed from Google Patents.
Patent US5397718A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5397718A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing thin film transistor

Assignee: Japan Display Central Inc
•
Filing: 1993-02-19
•
Granted: 1995-03-14
•
Expires: 2013-02-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a method of manufacturing a thin film transistor, when impurity ions are introduced in a channel region between source and drain regions in a semiconductor layer, an insulator layer is first formed on the semiconductor layer. Then, impurity ions generated on high frequency discharge are introduced through the insulator layer into the semiconductor layer under a specified acceleration voltage. Then, the introduction depth of impurities and the amount of the impurities to be introduced in the channel region can be controlled or the threshold voltage of the thin film transistor can be controlled. This method can be applied to a large substrate.

Inventors

  • 👤 Mamoru Furuta
  • 👤 Tetsuya Kawamura
  • 👤 Tatsuo Yoshioka
  • 👤 Hiroshi Sano
  • 👤 Yutaka Miyata

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 20:23
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0316; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6731; H10D30/6732; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10P; H10P32/00; H10P32/30; H10P32/302; Y; Y10; Y10S; Y10S148/00; Y10S148/15

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 193 words
A method of manufacturing a thin film transistor comprising the steps of: forming a gate electrode of a thin film transistor on a substrate; forming a first insulator layer on the gate electrode and the substrate, said first insulator comprising a gate insulator of the thin film transistor; forming a non-monocrystalline thin film on the first insulator layer above the gate electrode; forming source and drain regions of the thin film transistor in the non-monocrystalline thin film by selectively introducing impurities including a first type of ions into the non-monocrystalline thin film; forming a second insulator layer on the non-monocrystalline thin film; and selectively introducing impurities including a second type of ions into the non-monocrystalline thin film through the second insulator layer, the second type of ions introduced into the non-monocrystalline thin film controlling a threshold voltage of the thin film transistor; wherein the impurities are introduced into the non-monocrystalline thin film by ionizing a gas by high frequency discharge to generate ions and accelerating all of the generated ions by an acceleration voltage into the non-monocrystalline thin film, the impurities being introduced in the absence of mass separation of the generated ions.
Claim 2
Independent Claim 193 words
A method of manufacturing a thin film transistor comprising the steps of: forming a gate electrode of a thin film transistor on a substrate; forming a first insulator layer on the gate electrode and the substrate, said first insulator comprising a gate insulator of the thin film transistor; forming a non-monocrystalline thin film on the first insulator layer above the gate electrode; forming source and drain regions of the thin film transistor in the non-monocrystalline thin film by selectively introducing impurities including a first type of ions into the non-monocrystalline thin film; forming a second insulator layer on the non-monocrystalline thin film; and selectively introducing impurities including a second type of ions into the non-monocrystalline thin film through the second insulator layer, the second type of ions introduced into the non-monocrystalline thin film controlling a threshold voltage of the thin film transistor; wherein the impurities are introduced into the non-monocrystalline thin film by ionizing a gas by high frequency discharge to generate ions and accelerating all of the generated ions by an acceleration voltage into the non-monocrystalline thin film, the impurities being introduced in the absence of mass separation of the generated ions.
Claim 3
Dependent Claim 75 words
The method according to claim 1, wherein the first type of ions are introduced into the non-monocrystalline thin film by using a mask formed on said non-monocrystalline thin film prior to the introduction of the first type of ions, wherein the source and drain regions are formed in a self-alignment condition by using the mask, and wherein the second type of ions are introduced into the non-monocrystalline thin film after the mask has been removed.
Claim 4
Dependent Claim 22 words
The method according to claim 1, wherein the second insulator layer formed on said non-monocrystalline thin film is made of silicon oxide.
Claim 5
Dependent Claim 11 words
The method according to claim 1, wherein the gas includes boron.
Claim 6
Dependent Claim 11 words
The method according to claim 1, wherein the gas includes phosphorus.
Claim 7
Dependent Claim 18 words
The method according to claim 1, wherein the acceleration voltage is 80 kV or less than 80 kV.
Claim 8
Dependent Claim 34 words
The method according to claim 1, wherein a dosage of the second type of ions introduced into the non-monocrystalline thin film is 5*10 15 ions/cm 2 or less than 5*10 15 ions/cm 2 .
Claim 9
Dependent Claim 17 words
The method according to claim 1, wherein the non-monocrystalline thin film comprises a polycrystalline silicon thin film.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-03-13 1998-09-12 1999-03-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-03-13 2002-09-12 2003-03-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-03-13 2006-09-12 2007-03-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag