← Back to Patent Explorer
US4463492A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming a semiconductor device on insulating substrate by selective amorphosization followed by simultaneous activation and reconversion to single crystal state

Assignee: Toshiba Corp
•
Filing: 1982-09-24
•
Granted: 1984-08-07
•
Expires: 2002-09-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for manufacturing a semiconductor device of a type in which a semiconductor element is formed on an insulating substrate. After ions which break the regularity of the crystal lattice of a monocrystalline semiconductor layer formed on the insulating substrate are implanted to form an amorphous semiconductor layer in part of the monocrystalline semiconductor layer, and after an impurity is doped in the semiconductor layer, a single annealing process is performed to recrystallize the amorphous semiconductor layer and at the same time to activate the doped impurity.

Inventors

  • 👤 Kenji Maeguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 09:31
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10P14/00; H10P14/20; H10P14/29; H10P14/2901; H10P14/2921; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/3451; H10P14/38; H10P14/3802; H10P14/3822; H10P30/208; H10P30/21; H10P30/212; H10P30/28; H10P95/00; H10P95/90; Y; Y10; Y10S; Y10S148/00; Y10S148/091; Y10S148/093

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 112 words
A method for manufacturing a semiconductor device, comprising the steps of: forming a monocrystalline semiconductor layer on an insulating substrate; implanting ions for breaking the regularity of the crystal lattice of said monocrystalline semiconductor layer into said monocrystalline semiconductor layer to form an amorphous layer in part of said monocrystalline semiconductor layer along a direction of thickness thereof; doping an impurity in said amorphous layer and a remaining portion of said monocrystalline semiconductor layer; and annealing the structure thus obtained, whereby activation of said first impurity and recrystallization of said amorphous layer by solid phase growth using said remaining portion of said monocrystalline semiconductor layer as a seed crystal are simultaneously performed.
Claim 2
Independent Claim 112 words
A method for manufacturing a semiconductor device, comprising the steps of: forming a monocrystalline semiconductor layer on an insulating substrate; implanting ions for breaking the regularity of the crystal lattice of said monocrystalline semiconductor layer into said monocrystalline semiconductor layer to form an amorphous layer in part of said monocrystalline semiconductor layer along a direction of thickness thereof; doping an impurity in said amorphous layer and a remaining portion of said monocrystalline semiconductor layer; and annealing the structure thus obtained, whereby activation of said first impurity and recrystallization of said amorphous layer by solid phase growth using said remaining portion of said monocrystalline semiconductor layer as a seed crystal are simultaneously performed.
Claim 3
Dependent Claim 26 words
The method according to claim 1, wherein said amorphous layer is formed in a portion of said monocrystalline semiconductor layer except for the surface portion thereof.
Claim 4
Dependent Claim 22 words
The method according to claim 1, wherein said amorphous semiconductor layer is formed in the surface portion of said monocrystalline semiconductor layer.
Claim 5
Dependent Claim 16 words
The method according to claim 1, wherein said impurity is doped by means of ion implantation.
Claim 6
Dependent Claim 13 words
The method according to claim 4, wherein said impurity is As + ions.
Claim 7
Independent Claim 23 words
The method according to one of claims 1 to 5, wherein said annealing is performed at a temperature of 700° to 1,000° C.
Claim 8
Independent Claim 181 words
A method for manufacturing a metal oxide semiconductor device, comprising the steps of: forming a monocrystalline semiconductor layer on an insulating substrate; forming an oxide layer on said monocrystalline semiconductor layer; doping ions for breaking the regularity of the crystal lattice of said monocrystalline semiconductor layer through said oxide layer into said monocrystalline semiconductor layer to form an amorphous semiconductor layer in part of said monocrystalline semiconductor layer along a direction of thickness thereof; forming a gate electrode on part of said oxide layer; doping a first impurity in said amorphous semiconductor layer and a remaining portion of said monocrystalline semiconductor layer using said gate electrode as a mask; annealing the structure thus obtained, whereby activation of said first impurity and recrystallization of said amorphous semiconductor layer by solid phase growth using said remaining portion of said monocrystalline semiconductor layer as a seed crystal are simultaneously performed; and selectively removing said oxide layer which contacts an impurity region formed by said activation of said first impurity to expose the impurity region, and forming an electrode which contacts said exposed impurity region.
Claim 9
Independent Claim 181 words
A method for manufacturing a metal oxide semiconductor device, comprising the steps of: forming a monocrystalline semiconductor layer on an insulating substrate; forming an oxide layer on said monocrystalline semiconductor layer; doping ions for breaking the regularity of the crystal lattice of said monocrystalline semiconductor layer through said oxide layer into said monocrystalline semiconductor layer to form an amorphous semiconductor layer in part of said monocrystalline semiconductor layer along a direction of thickness thereof; forming a gate electrode on part of said oxide layer; doping a first impurity in said amorphous semiconductor layer and a remaining portion of said monocrystalline semiconductor layer using said gate electrode as a mask; annealing the structure thus obtained, whereby activation of said first impurity and recrystallization of said amorphous semiconductor layer by solid phase growth using said remaining portion of said monocrystalline semiconductor layer as a seed crystal are simultaneously performed; and selectively removing said oxide layer which contacts an impurity region formed by said activation of said first impurity to expose the impurity region, and forming an electrode which contacts said exposed impurity region.
Claim 10
Dependent Claim 49 words
The method according to claim 7, further comprising the step of implanting a second impurity which has a conductivity type opposite to the conductivity type of said first impurity into said amorphous semiconductor layer and said remaining portion of said monocrystalline semiconductor layer, before said gate electrode is formed.
Claim 11
Dependent Claim 22 words
The method according to claim 8, wherein said first impurity is As + ions, and said second impurity is B + ions.
Claim 12
Dependent Claim 25 words
The method according to claim 9, wherein said B + ions are doped to have a concentration peak in the vicinity of said insulating substrate.
Claim 13
Dependent Claim 27 words
The method according to claim 7, wherein said amorphous semiconductor layer is formed in a portion of said monocrystalline semiconductor layer except for the surface portion thereof.
Claim 14
Dependent Claim 22 words
The method according to claim 7, wherein said amorphous semiconductor layer is formed in the surface portion of said monocrystalline semiconductor layer.
Claim 15
Independent Claim 23 words
The method according to one of claims 7 to 12, wherein said annealing is performed at a temperature of 700° to 1,000° C.

References Cited (Backward Citations)

US4240843A Cited
US4338616A Cited
US4385937A Cited
US4379727A Cited
US4391651A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-08-07 1988-02-06 1988-08-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-08-07 1992-02-06 1992-08-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-08-07 1996-02-06 1996-08-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag