US5377205A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fault tolerant clock with synchronized reset
Assignee: Chartoleaux KG LLC
•
Filing: 1993-04-15
•
Granted: 1994-12-27
•
Expires: 2013-04-15
Abstract
Abstract A fault tolerant clock system that includes voting of power-on and other reset signals to ensure tight synchronization. A fault tolerant clock system (10) includes four channels, providing tolerance to a catastrophic failure in one of the channels and a second fault in another channel. Each clock channel comprises a crystal oscillator (12), an RC circuit (14), and a gain circuit (16) that are connected in a feedback loop with a first voter module (18). The first voter module produces a voted time base output signal corresponding to a majority vote of the timing signals provided by each of the four clock channels. This voted time base signal is fed back to the crystal oscillator through the RC circuit. The RC circuit enhances the frequency pulling capability of the crystal oscillator, enabling its timing signal to be phase shifted over a relatively wide range so that it can be kept in phase and frequency synchronization with the timing signals from crystal oscillators in the other clock channels without need for critically trimming components. A second voter module (34) determines a majority vote of reset signals from each of the clock channels, and the voted reset signal is applied to an enable circuit (24) to reset the fault tolerant clock system. A power-on reset circuit (28) controls the duration of reset signal in each channel following a reset caused by application of power to the clock channel or due to manual or other resets, thereby providing sufficient time to enable the power supply and crystal oscillator to stabilize before the time base output signal of the clock channels is again enabled. The enable signal is processed through an optional deglitching circuit 22, which masks out possible glitches on the reset line. Preferably, the fault tolerant clock system is produced on an ASIC to achieve redundancy at the chip level.
Inventors
- 👤 Fong Shi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 23:54
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1604; G06F11/18; G06F11/183; G06F11/1675; G06F11/1679
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
328 words
A fault tolerant circuit for producing a timing signal, comprising: (a) a plurality of oscillators, each oscillator being associated with a different one of a plurality of channels, each oscillator producing an output signal having the same nominal frequency; (b) a plurality of first voters, each of said first voters being associated with a different one of the plurality of channels and having a plurality of inputs, said inputs of each first voter being electrically coupled to receive the output signals from all of the oscillators, said first voters each producing a voted output signal that is coupled into a feedback loop of the oscillator of the channel with which the first voter is associated to control the frequency of that oscillator, said voted output signal corresponding to a majority of the output signals coupled to the inputs of the first voter from the plurality of oscillators; (c) a plurality of reset circuits, each reset circuit being associated with a different one of the plurality of channels and producing an enable signal for that channel after at least a minimum time has elapsed following a reset of the fault tolerant circuit, said minimum time being selected to enable transients on a supply voltage and in the output signals of the oscillators to settle; and (d) a plurality of second voters, each of said second voters being associated with a different one of the plurality of channels and having a plurality of inputs, said inputs of each second voter being electrically coupled to the plurality of reset circuits to receive the enable signals from all of the channels, said second voters each producing an output enable signal that enables a fault tolerant time base output signal from each channel, the time base output signals from all of the channels being synchronized, each said output enable signal corresponding to a majority of the enable signals coupled to the inputs of that second voter from the plurality of power-on reset circuits.
Claim 2
Dependent Claim
328 words
A fault tolerant circuit for producing a timing signal, comprising: (a) a plurality of oscillators, each oscillator being associated with a different one of a plurality of channels, each oscillator producing an output signal having the same nominal frequency; (b) a plurality of first voters, each of said first voters being associated with a different one of the plurality of channels and having a plurality of inputs, said inputs of each first voter being electrically coupled to receive the output signals from all of the oscillators, said first voters each producing a voted output signal that is coupled into a feedback loop of the oscillator of the channel with which the first voter is associated to control the frequency of that oscillator, said voted output signal corresponding to a majority of the output signals coupled to the inputs of the first voter from the plurality of oscillators; (c) a plurality of reset circuits, each reset circuit being associated with a different one of the plurality of channels and producing an enable signal for that channel after at least a minimum time has elapsed following a reset of the fault tolerant circuit, said minimum time being selected to enable transients on a supply voltage and in the output signals of the oscillators to settle; and (d) a plurality of second voters, each of said second voters being associated with a different one of the plurality of channels and having a plurality of inputs, said inputs of each second voter being electrically coupled to the plurality of reset circuits to receive the enable signals from all of the channels, said second voters each producing an output enable signal that enables a fault tolerant time base output signal from each channel, the time base output signals from all of the channels being synchronized, each said output enable signal corresponding to a majority of the enable signals coupled to the inputs of that second voter from the plurality of power-on reset circuits.
Claim 3
Dependent Claim
41 words
The fault tolerant circuit of claim 1, further comprising a plurality of filters, each filter being coupled between the reset circuit and second voter in one of the channels, to remove any noise present on the enable signal for that channel.
Claim 4
Dependent Claim
25 words
The fault tolerant circuit of claim 1, wherein the oscillator of each channel comprises a crystal having a resonant frequency corresponding to the nominal frequency.
Claim 5
Dependent Claim
56 words
The fault tolerant circuit of claim 3, wherein each oscillator further comprises a resistor-capacitor network electrically coupled in series with the crystal in the feedback loop of the oscillator, said resistor-capacitor network enhancing a frequency pulling capability of the oscillator to enable the plurality of oscillators to more readily be synchronized to substantially the same frequency.
Claim 6
Dependent Claim
43 words
The fault tolerant circuit of claim 1, wherein each reset circuit comprises a plurality of flip-flops connected in series, each flip-flop having a clock input coupled to the output signal of the oscillator of the channel with which the reset circuit is associated.
Claim 7
Dependent Claim
56 words
The fault tolerant circuit of claim 1, wherein each reset circuit comprises a timer, said timer determining a time duration of a reset signal started in response to application of a power supply voltage to a channel, and wherein the enable signal is in a disabled state for at least the duration of the reset signal.
Claim 8
Dependent Claim
41 words
The fault tolerant circuit of claim 1, wherein the reset circuit responds to an externally provided reset command that resets the fault tolerant circuit, said reset circuit delaying production of the enable signal for a predetermined time after the reset command.
Claim 9
Dependent Claim
47 words
The fault tolerant circuit of claim 1, wherein there are four channels and four oscillators, said fault tolerant circuit starting up and maintaining four synchronized time base output signals, in the presence of one faulty channel and an open circuit fault in an oscillator of another channel.
Claim 10
Dependent Claim
50 words
The fault tolerant circuit of claim 1, further comprising output enable means for each channel, coupled to receive the output enable signal from the second voter associated with each channel for enabling the time base output signal for each channel in response to the enable signal from the reset circuit.
Claim 11
Dependent Claim
235 words
A fault tolerant circuit for producing a timing signal, comprising: a plurality of clock channels, each clock channel including: (a) an oscillator operating at a selected nominal frequency, producing a timing signal; (b) first voter means, coupled to receive the timing signals from all of the oscillators in the plurality of clock channels, for determining a majority consensus of the timing signals in the form of a voted timing signal that is used to control the frequency of the oscillator in the clock channel, said first voter means reconfiguring for one less channel if an open circuit in one of the oscillators in the plurality of clock channels occurs; (c) reset responsive means, for producing an enable signal for [the]each clock channel after a predefined time delay following a reset of the clock channel and after power is applied to the fault tolerant clock system, to allow time for settling after the reset; and (d) second voter means, for producing a voted enable signal for the clock channel, in response to the enable signals from the reset responsive means in all of the clock channels, said voted enable signal enabling an output of the voted timing signal, said voted timing signal being thereby synchronized with the voted timing signals of all of the clock channels to enable an output timing signal from all of the clock channels in the presence of at least one fault.
Claim 12
Dependent Claim
235 words
A fault tolerant circuit for producing a timing signal, comprising: a plurality of clock channels, each clock channel including: (a) an oscillator operating at a selected nominal frequency, producing a timing signal; (b) first voter means, coupled to receive the timing signals from all of the oscillators in the plurality of clock channels, for determining a majority consensus of the timing signals in the form of a voted timing signal that is used to control the frequency of the oscillator in the clock channel, said first voter means reconfiguring for one less channel if an open circuit in one of the oscillators in the plurality of clock channels occurs; (c) reset responsive means, for producing an enable signal for [the]each clock channel after a predefined time delay following a reset of the clock channel and after power is applied to the fault tolerant clock system, to allow time for settling after the reset; and (d) second voter means, for producing a voted enable signal for the clock channel, in response to the enable signals from the reset responsive means in all of the clock channels, said voted enable signal enabling an output of the voted timing signal, said voted timing signal being thereby synchronized with the voted timing signals of all of the clock channels to enable an output timing signal from all of the clock channels in the presence of at least one fault.
Claim 13
Dependent Claim
31 words
The fault tolerant circuit of claim 10, wherein each clock channel further comprises a filter for filtering noise from the enable signal before it is applied to the second voter means.
Claim 14
Dependent Claim
55 words
The fault tolerant circuit of claim 10, wherein the reset responsive means include flip-flop means for delaying a reset signal for a predefined number of clock cycles of the oscillator in the clock channel, said second voter means producing a voted reset signal disabling the output of the voted timing signal from the clock channel.
Claim 15
Dependent Claim
46 words
The fault tolerant circuit of claim 10, wherein the oscillator in each clock channel comprises a crystal and wherein a feedback loop of the crystal includes a resistor-capacitor network that enhances frequency pulling to enable the voted timing signal to control the frequency of the crystal.
Claim 16
Dependent Claim
56 words
The fault tolerant circuit of claim 10, wherein each clock channel further includes enable means, coupled to the first voter means to receive the voted timing signal and to the second voter means to receive the voted enable signal, said enable means inhibiting the output of the timing signal until the voted enable signal is received.
Claim 17
Dependent Claim
56 words
The fault tolerant circuit of claim 10, wherein the oscillator in each clock channel includes the first voter means in a feedback loop, said feedback loop also including a resistor and a capacitor and being characterized by a gain at least equal to one, and a phase shift of n×360 degrees, where n is an integer.
Claim 18
Dependent Claim
47 words
The fault tolerant circuit of claim 10, wherein the first voter means in all of the clock channels are all coupled to a first bus for distribution of the timing signals from each oscillator in the plurality of clock channels to all of the first voting means.
Claim 19
Dependent Claim
56 words
The fault tolerant circuit of claim 16, wherein the second voter means in each of the plurality of clock channels are all coupled to a second bus for distribution of the enable signals, or conversely, of reset signals, from the reset responsive means in all of the clock channels to all of the second voting means.
Claim 20
Dependent Claim
38 words
The fault tolerant circuit of claim 17, wherein the first and second buses comprise metallized traces formed on a semiconductor substrate, thereby eliminating use of electro-static diodes to protect the first and second buses from power supply faults.
Claim 21
Dependent Claim
21 words
The fault tolerant circuit of claim 10, wherein the reset responsive means comprise a debouncing circuit that filters a reset signal.
Claim 22
Dependent Claim
22 words
The fault tolerant circuit of claim 10, wherein the plurality of clock channels are integrally formed on an application specific integrated circuit.
Claim 23
Dependent Claim
44 words
The fault tolerant circuit of claim 10, wherein the reset responsive means comprise a timing circuit that initiates the predefined time delay after power is applied to the fault tolerant clock system, and produces an enable signal after the predefined time delay has elapsed.
References Cited (Backward Citations)
US3737674A
Cited
US3619662A
Cited
US3900741A
Cited
US4239982A
Cited
US4375683A
Cited
US4480198A
Cited
US4779008A
Cited
US4644498A
Cited
US4600845A
Cited
US4696019A
Cited
US4683570A
Cited
US4839855A
Cited
US5117442A
Cited
US4984241A
Cited
US4979191A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-26 | 1998-06-27 | 1998-12-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-26 | 2002-06-27 | 2002-12-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-26 | 2006-06-27 | 2006-12-27 | $7700.00 | Window Closed / Lapsed |