← Back to Patent Explorer
US4683570A Expired / Lapsed US ⏱️ 0.0 years remaining

Self-checking digital fault detector for modular redundant real time clock

Assignee: General Electric Co
•
Filing: 1985-09-03
•
Granted: 1987-07-28
•
Expires: 2005-09-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A self-checking detector for detecting faults in a multiple redundant clock system includes a majority voter circuit for receiving the clock signals from the redundant clock circuits and for providing a voted output, a comparison circuit for comparing each of the clock signals with the voted output, and failure signal producing circuits responsive to the outputs from the comparison circuit for producing a first failure signal upon a clock failure being detected and for producing a second failure signal upon a failure of the majority voter being detected. The detector further includes power-up reset circuitry for inhibiting its operation during a power-up interval, and a reset circuit enabling either automatic or manual reset of the detector for verification of the detected fault.

Inventors

  • 👤 James F. Bedard
  • 👤 Vilay C. Jaswa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 19:27
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1604; G06F11/18; G06F11/187; G06F11/0703; G06F11/0751; G06F11/0754; G06F11/0757

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 252 words
A self-checking fault detector for a modular redundant clock of the type that includes a plurality of clock circuits, each producing a clock signal, the detector comprising a majority voter circuit for receiving the clock signals and for producing a voted majority output signal; comparison means for comparing each of the clock signals with the voted majority output signal and for providing a plurality of corresponding comparison signals, one for each clock signal, representative of the results of the comparisons; and means responsive to the plurality of comparison signals for providing a first failure signal indicating a failure of a clock circuit and for providing a second failure signal indicating a failure of the majority voter circuit; wherein the comparison means comprises a plurality of comparison circuit elements, each receiving a different one of the clock signals and the voted majority output, and each providing a separate comparison signal representing the results of the comparison between its received clock signal and the voted majority output signal, said comparison signal having a first state when the clock signal and the voted majority output signal agree, and a second state when the clock signal and the voted majority output signal disagree; and wherein the failure signal providing means comprises a first circuit for providing the first failure signal upon any of the plurality of comparison signals being in the second state, and comprises a second circuit for providing the second failure signal only upon all of the comparison signals being in the second state.
Claim 2
Dependent Claim 252 words
A self-checking fault detector for a modular redundant clock of the type that includes a plurality of clock circuits, each producing a clock signal, the detector comprising a majority voter circuit for receiving the clock signals and for producing a voted majority output signal; comparison means for comparing each of the clock signals with the voted majority output signal and for providing a plurality of corresponding comparison signals, one for each clock signal, representative of the results of the comparisons; and means responsive to the plurality of comparison signals for providing a first failure signal indicating a failure of a clock circuit and for providing a second failure signal indicating a failure of the majority voter circuit; wherein the comparison means comprises a plurality of comparison circuit elements, each receiving a different one of the clock signals and the voted majority output, and each providing a separate comparison signal representing the results of the comparison between its received clock signal and the voted majority output signal, said comparison signal having a first state when the clock signal and the voted majority output signal agree, and a second state when the clock signal and the voted majority output signal disagree; and wherein the failure signal providing means comprises a first circuit for providing the first failure signal upon any of the plurality of comparison signals being in the second state, and comprises a second circuit for providing the second failure signal only upon all of the comparison signals being in the second state.
Claim 3
Dependent Claim 37 words
The detector of claim 1, wherein the first circuit includes means connected to the second circuit and responsive to all of the comparison signals being in the second state for inhibiting production of the first failure signal.
Claim 4
Dependent Claim 36 words
The detector of claim 2, wherein the comparison circuit elements comprise EXCLUSIVE OR elements, and the first circuit and second circuits comprise, respectively, a NOR and a NAND element, each receiving said plurality of comparison signals.
Claim 5
Dependent Claim 33 words
The detector of claim 3, wherein the first and second circuits further comprise latch elements responsive to the outputs of said NOR and NAND elements for providing the first and second failure signals.
Claim 6
Dependent Claim 181 words
A self-checking fault detector for a modular redundant clock of the type that includes a plurality of real time clock circuits, each producing a voted real time clock signal, the detector comprising a majority voter circuit for receiving the clock signals and for producing a voted majority output signal; comparison means for comparing each of the clock signals with the voted majority output signal and for providing a plurality of corresponding comparison signals, one for each clock signal; said comparison means comprising a plurality of comparison circuit elements, each receiving a different one of the clock signals and the voted majority output, and each providing a separate comparison signal representing the results of the comparison between its received clock signal and the voted majority output signal; means responsive to the comparison signals for providing a first failure signal indicating a failure of one of said real time clock circuits and for providing a second failure signal indicating a failure of said majority voter circuit; and means for resetting the detector upon the production of either said first or second failure signal.
Claim 7
Dependent Claim 181 words
A self-checking fault detector for a modular redundant clock of the type that includes a plurality of real time clock circuits, each producing a voted real time clock signal, the detector comprising a majority voter circuit for receiving the clock signals and for producing a voted majority output signal; comparison means for comparing each of the clock signals with the voted majority output signal and for providing a plurality of corresponding comparison signals, one for each clock signal; said comparison means comprising a plurality of comparison circuit elements, each receiving a different one of the clock signals and the voted majority output, and each providing a separate comparison signal representing the results of the comparison between its received clock signal and the voted majority output signal; means responsive to the comparison signals for providing a first failure signal indicating a failure of one of said real time clock circuits and for providing a second failure signal indicating a failure of said majority voter circuit; and means for resetting the detector upon the production of either said first or second failure signal.
Claim 8
Dependent Claim 50 words
The fault detector of claim 5 further comprising means for supplying said first and second failure signals as interrupts to a processor system, and wherein said resetting means is comprised of means responsive to a reset signal fed back from the processor system for resetting said failure signal providing means.
Claim 9
Dependent Claim 37 words
The fault detector of claim 6 further comprising means for inhibiting the operation of said failure signal providing means and said fault detector for a predetermined period of time following power-up of the real time clock circuits.

References Cited (Backward Citations)

US3667057A Cited
US3670148A Cited
US3686493A Cited
US3921149A Cited
US3803568A Cited
US4015246A Cited
US4130241A Cited
US4143353A Cited
US4072852A Cited
US4375683A Cited
US4600987A Cited
US4586179A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-07-27 1991-01-26 1991-07-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-07-27 1995-01-26 1995-07-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-07-27 1999-01-26 1999-07-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag