US5338978A — Full swing power down buffer circuit with multipl…

Claim 1

Independent Claim 218 words

A buffer circuit having an output for delivering output signals of high and low potential levels and a selected output transistor having a primary current path coupled between the output and a selected power rail of opposite high and low potential power rails, said selected output transistor having a control node coupled in the buffer circuit for controlling the conducting state of the selected output transistor primary current path, said selected output transistor being fabricated in a well of first type carrier semiconductor material formed in a substrate of second type carrier semiconductor material, said well being coupled to the selected power rail and the substrate being coupled to the opposite power rail, the improvement comprising: a well isolation switch transistor having a primary current path coupled between the well of the output transistor and the selected power rail, said well isolation switch transistor having a control node coupled to the control node of the selected output transistor for controlling the conducting state of the well isolation switch transistor substantially in phase with the selected output transistor thereby isolating the output transistor well from the selected power rail when the output transistor is not conducting, said selected output transistor being a PMOS transistor, said well being an NWELL, and said well isolation switch transistor being a PMOS transistor.

Claim 2

Dependent Claim 218 words

A buffer circuit having an output for delivering output signals of high and low potential levels and a selected output transistor having a primary current path coupled between the output and a selected power rail of opposite high and low potential power rails, said selected output transistor having a control node coupled in the buffer circuit for controlling the conducting state of the selected output transistor primary current path, said selected output transistor being fabricated in a well of first type carrier semiconductor material formed in a substrate of second type carrier semiconductor material, said well being coupled to the selected power rail and the substrate being coupled to the opposite power rail, the improvement comprising: a well isolation switch transistor having a primary current path coupled between the well of the output transistor and the selected power rail, said well isolation switch transistor having a control node coupled to the control node of the selected output transistor for controlling the conducting state of the well isolation switch transistor substantially in phase with the selected output transistor thereby isolating the output transistor well from the selected power rail when the output transistor is not conducting, said selected output transistor being a PMOS transistor, said well being an NWELL, and said well isolation switch transistor being a PMOS transistor.

Claim 3

Dependent Claim 133 words

The buffer circuit of claim 1 wherein the buffer circuit comprises pullup and pulldown output transistors coupled to the output having control nodes coupled in the buffer circuit, an input for receiving data input signals, and a predriver circuit coupled between the input and control nodes of the output transistors for driving the pullup and pulldown output transistors and further comprising: a control node isolation transistor coupled between the control node of the selected output transistor and the predriver circuit of the buffer circuit, said control node isolation transistor having a control node coupled to the selected power rail for turning off the control node isolation transistor and isolating the control nodes of the output transistors during power down of the selected power rail or during occurrence of incompatible power supply voltage levels.

Claim 4

Dependent Claim 47 words

The buffer circuit of claim 2 wherein the selected output transistor is the pullup output transistor, the control node isolation transistor is an N channel transistor, and the control gate node of the N channel control node isolation transistor is coupled to the high potential power rail.

Claim 5

Dependent Claim 62 words

The buffer circuit of claim 2 comprising a feedback turn off transistor having a primary current path coupled between the output and control node of the selected output transistor said feedback turn off transistor having a control node coupled to the selected power rail for turning off the selected output transistor in response to a higher potential level signal at the output.

Claim 6

Dependent Claim 78 words

The buffer circuit of claim 4 comprising a pull-to-the-rail transistor for normal mode operation of the buffer circuit having a primary current path coupled between the control node of the pullup output transistor and selected power rail, said pull-to-the-rail transistor having a control node coupled to the output to cause pullup of the control node of the selected output transistor to the selected power rail potential level during occurrence of a low potential level signal at the output.

Claim 7

Dependent Claim 23 words

The buffer circuit of claim 1 wherein the selected output pullup transistor and well isolation switch transistor are fabricated in the same well.

Claim 8

Dependent Claim 27 words

The buffer circuit of claim 4 wherein the selected output pullup transistor, well isolation switch transistor and feedback turn off transistor are fabricated in the same well.

Claim 9

Dependent Claim 28 words

The buffer circuit of claim 5 wherein the selected output transistor, well isolation switch transistor, feedback turn off transistor, and pull-to-the-rail transistor are fabricated in the same well.

Claim 10

Dependent Claim 112 words

The buffer circuit of claim 1 wherein the selected output transistor is a PMOS pullup output transistor fabricated in a well of N type carrier semiconductor material formed in a substrate of P type carrier semiconductor material, said well being coupled to the high potential power rail and said substrate being coupled to the low potential power rail, and wherein the well isolation switch transistor is a P channel PMOS transistor fabricated in the same well as the pullup output transistor and forming a well isolation switch between the well and the high potential power rail, said P channel well isolation switch transistor operating in phase with the PMOS output pullup transistor.

Claim 11

Dependent Claim 48 words

The buffer circuit of claim 2 comprising a plurality of buffer circuits, each as set forth in claim 2 and constructed in separate wells of N type carrier semiconductor material, at least two of said wells being coupled to different power supplies supplying different power supply potential levels.

Claim 12

Dependent Claim 205 words

A buffer circuit having an output for delivering output signals of high and low potential levels and a P channel pullup output transistor having a primary current path coupled between the output and a high potential power rail, said pullup output transistor having a control gate node coupled in the buffer circuit for controlling the conducting state of the pullup output transistor primary current path, said pullup output transistor being fabricated in a well of N type carrier semiconductor material formed in a substrate of P type carrier semiconductor material, said well being coupled to the high potential power rail and the substrate being coupled to a low potential power rail, the improvement comprising: a P channel NWELL isolation switch transistor having a primary current path coupled between the well of the pullup output transistor and high potential power rail, said NWELL isolation switch transistor having a control gate node coupled in the buffer circuit to the control gate node of the pullup output transistor for controlling the conducting state of the NWELL isolation switch transistor substantially in phase with the pullup output transistor thereby isolating the pullup output transistor well from the high potential power rail when the pullup output transistor is not conducting.

Claim 13

Dependent Claim 205 words

A buffer circuit having an output for delivering output signals of high and low potential levels and a P channel pullup output transistor having a primary current path coupled between the output and a high potential power rail, said pullup output transistor having a control gate node coupled in the buffer circuit for controlling the conducting state of the pullup output transistor primary current path, said pullup output transistor being fabricated in a well of N type carrier semiconductor material formed in a substrate of P type carrier semiconductor material, said well being coupled to the high potential power rail and the substrate being coupled to a low potential power rail, the improvement comprising: a P channel NWELL isolation switch transistor having a primary current path coupled between the well of the pullup output transistor and high potential power rail, said NWELL isolation switch transistor having a control gate node coupled in the buffer circuit to the control gate node of the pullup output transistor for controlling the conducting state of the NWELL isolation switch transistor substantially in phase with the pullup output transistor thereby isolating the pullup output transistor well from the high potential power rail when the pullup output transistor is not conducting.

Claim 14

Dependent Claim 149 words

The buffer circuit of claim 11 wherein the buffer circuit comprises pullup and pulldown output transistors coupled to the output having control gate nodes coupled in the buffer circuit, an input for receiving data input signals, and a predriver circuit coupled between the input and control gate nodes of the output transistors for driving the pullup and pulldown output transistors and further comprising: an N channel control node isolation transistor having a primary current path coupled between the control gate node of the pullup output transistor and the predriver circuit of the buffer circuit, said control node isolation transistor having a control gate node coupled to the high potential power rail for turning off the control node isolation transistor and isolating the control gate nodes of the output transistors from each other during power down of the selected power rail or during occurrence of incompatible power supply voltage levels.

Claim 15

Dependent Claim 73 words

The buffer circuit of claim 12 comprising a P channel feedback turn off transistor having a primary current path coupled between the output and control gate node of the pullup output transistor, said feedback turn off transistor having a control gate node coupled to the high potential power rail for turning off the pullup output transistor in response to high potential level signals at the output during power down of the buffer circuit.

Claim 16

Dependent Claim 84 words

The buffer circuit of claim 13 comprising a P channel pull-to-the-rail transistor for normal mode operation of the buffer circuit having a primary current path coupled between the control gate node of the pullup output transistor and high potential power rail, said pull-to-the-rail transistor having a control gate node coupled to the output for pullup of the control gate node of the pullup output transistor to the high potential power rail potential level in response to a low potential level signal at the output.

Claim 17

Dependent Claim 31 words

The buffer circuit of claim 11 wherein the P channel pullup output transistor and P channel isolation switch transistor are fabricated in the same well of N type carrier semiconductor material.

Claim 18

Dependent Claim 38 words

The buffer circuit of claim 13 wherein the P channel pullup output transistor, P channel NWELL isolation switch transistor and P channel feedback turn off transistor are fabricated in the same well of N type carrier semiconductor material.

Claim 19

Dependent Claim 42 words

The buffer circuit of claim 14 wherein the P channel pullup output transistor, P channel NWELL isolation switch transistor, P channel feedback turn off transistor, and P channel pull-to-the-rail transistor are fabricated in the same well of N type carrier semiconductor material.

Claim 20

Dependent Claim 86 words

The buffer circuit of claim 14 wherein the pulldown output transistor is an N channel output transistor and comprising an N channel pull-to-the-rail transistor having a primary current path coupled between the control gate node of the N channel pulldown output transistor and low potential power rail and a control gate node coupled to the output to pulldown the control gate node of the pulldown output transistor to the low potential power rail potential level in response to a high potential level signal at the output.

Claim 21

Dependent Claim 254 words

The buffer circuit of claim 11 wherein: the output is coupled to a bus for delivering output signals of logic high and low potential levels, and a pulldown output transistor is coupled between the output and a low potential power rail, the improvement for discharging transient charge from the high potential power rail to the low potential power rail during power down of the buffer circuit, comprising: a delay discharge circuit (DDC) coupled between the output and low potential power rail and between the high potential power rail and low potential power rail; said DDC comprising an RC delay network coupled between the high potential power rail and low potential power rail with an intermediate node; said DDC comprising a driver stage having primary current paths coupled between the output and an output node and between the output node and low potential power rail, an input control node coupled to the intermediate node of the RC delay network, said driver stage being constructed to deliver current to said output node in response to a transient high potential level signal at the bus and output during power down of the buffer circuit; and a VCC discharge transistor having primary current path coupled between the high potential power rail and low potential power rail and a control node coupled to the output node of the driver stage for discharging transient charge from the high potential power rail upon occurrence of high potential level signals on the bus and output during power down of the buffer circuit.

Claim 22

Dependent Claim 29 words

The buffer circuit of claim 19 wherein the driver stage comprises an invertor stage having a PMOS pullup transistor constructed in the same well as the output pullup transistor.

Claim 23

Dependent Claim 78 words

The buffer circuit of claim 20 comprising a pulldown NMOS pull-to-the-rail transistor having a primary current path coupled between the control node of the output pulldown transistor and low potential power rail, said NMOS pull-to-the-rail transistor having a control gate node coupled to the output node of the DDC invertor stage for discharging transient charge from the control node of the pulldown output transistor in phase with the VCC discharge transistor during power down of the buffer circuit.

Claim 24

Dependent Claim 48 words

The buffer circuit of claim 13 comprising a plurality of buffer circuits, each as set forth in claim 13 and constructed in separate wells of N type carrier semiconductor material, at least two of said wells being coupled to different power supplies supplying different power supply potential levels.

Claim 25

Dependent Claim 267 words

A buffer circuit having an output coupled to a bus for delivering output signals of logic high and low potential levels, a pullup output transistor having primary current path coupled between a high potential power rail and output, and a pulldown output transistor coupled between the output and a low potential power rail, the improvement for discharging transient charge from the high potential power rail to the low potential power rail during power down of the buffer circuit, comprising: a delay discharge circuit (DDC) coupled between the output and low potential power rail and between the high potential power rail and low potential power rail; said DDC comprising an RC delay network coupled between the high potential power rail and low potential power rail with an intermediate node; said DDC comprising a driver stage having primary current paths coupled between the output and an output node and between the output node and low potential power rail, an input control node coupled to the intermediate node of the RC delay network, said driver stage being constructed to deliver current to said output node in response to a transient high potential level signal at the bus and output during power down of the buffer circuit; and a VCC discharge transistor having primary current path coupled between the high potential power rail and low potential power rail and a control node coupled to the output node of the DDC driver stage for discharging transient charge from the high potential power rail upon occurrence of high potential level signals on the bus and output during power down of the buffer circuit.

Claim 26

Dependent Claim 267 words

A buffer circuit having an output coupled to a bus for delivering output signals of logic high and low potential levels, a pullup output transistor having primary current path coupled between a high potential power rail and output, and a pulldown output transistor coupled between the output and a low potential power rail, the improvement for discharging transient charge from the high potential power rail to the low potential power rail during power down of the buffer circuit, comprising: a delay discharge circuit (DDC) coupled between the output and low potential power rail and between the high potential power rail and low potential power rail; said DDC comprising an RC delay network coupled between the high potential power rail and low potential power rail with an intermediate node; said DDC comprising a driver stage having primary current paths coupled between the output and an output node and between the output node and low potential power rail, an input control node coupled to the intermediate node of the RC delay network, said driver stage being constructed to deliver current to said output node in response to a transient high potential level signal at the bus and output during power down of the buffer circuit; and a VCC discharge transistor having primary current path coupled between the high potential power rail and low potential power rail and a control node coupled to the output node of the DDC driver stage for discharging transient charge from the high potential power rail upon occurrence of high potential level signals on the bus and output during power down of the buffer circuit.

Claim 27

Dependent Claim 58 words

The buffer circuit of claim 23 wherein the output pullup transistor is a PMOS transistor formed in a well of N type carrier semiconductor material, in turn formed in a substrate of P type carrier semiconductor material, said well being coupled to the high potential power rail and said substrate being coupled to the low potential power rail.

Claim 28

Dependent Claim 25 words

The buffer circuit of claim 24 wherein the driver stage comprises a PMOS pullup transistor constructed in the same well as the output pullup transistor.

Claim 29

Dependent Claim 89 words

The buffer circuit of claim 25 wherein the VCC discharge transistor comprises an NMOS transistor, and further comprising a pulldown NMOS pull-to-the-rail transistor having a primary current path coupled between the control node of the output pulldown transistor and low potential power rail, said NMOS pull-to-the-rail transistor having a control gate node coupled to the output node of the DDC invertor stage for discharging transient charge from the control node of the pulldown output transistor in phase with the VCC discharge transistor during power down of the buffer circuit.

Claim 30

Dependent Claim 73 words

The buffer circuit of claim 23 wherein the RC delay network comprises a resistor coupled to the high potential power rail, a capacitor coupled to the low potential power rail and an intermediate node between the resistor and capacitor, the resistance and capacitance values being selected to delay turn off of the driver stage upon occurrence of a high potential signal on the bus and output during power down of the buffer circuit.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1997-08-15	1998-02-14	1998-08-16	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2001-08-15	2002-02-14	2002-08-16	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2005-08-15	2006-02-14	2006-08-16	$7700.00	Window Closed / Lapsed

Full swing power down buffer circuit with multiple power supply isolation

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag