Patent US5326726A successfully refreshed from Google Patents.
US5326726A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating monolithic chip containing integrated circuitry and suspended microstructure
Assignee: Analog Devices Inc
•
Filing: 1993-06-21
•
Granted: 1994-07-05
•
Expires: 2013-06-21
Abstract
Abstract The invention comprises a method for fabricating a monolithic chip containing integrated circuitry as well as a suspended polysilicon microstructure. The inventive method comprises 67 processes which are further broken down into approximately 330 steps. The processes and their arrangement allow for compatible fabrication of transistor circuitry and the suspended polysilicon microstructure on the same chip.
Inventors
- 👤 Robert W. K. Tsang
- 👤 Theresa A. Core
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 13:45
CPC Classifications
G; G01; G01P; G01P15/00; G01P15/02; G01P15/08; G01P15/0802; B; B81; B81C; B81C1/00; B81C1/00015; B81C1/00222; B81C1/00246; G01P15/125; G01P15/13; G01P15/131; B81C2203/00; B81C2203/07; B81C2203/0707; B81C2203/0742
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
263 words
A method of fabricating a microchip which includes a suspended microstructure and circuitry, said method comprising the steps of; (1) forming transistors in a first region of a surface of a substrate said step including the formation of dielectrics on said substrate, (2) forming a layer of material on said surface which will act as an etch stop for the etching of oxide, (3) removing dielectrics formed on said substrate during said formation of said transistors from a second region of said substrate, except for a layer of oxide on said surface, said second region defining where said microstructure will be formed, (4) passivating said surface in said second region, (5) depositing a layer of spacer oxide over said surface of said substrate to act as a spacer for the formation of said suspended microstructure, (6) etching anchor openings in said spacer oxide layer defining anchors from which said suspended microstructure will be supported, (7) depositing a layer of polysilicon over said spacer oxide form which said suspended microstructure will be formed, (8) etching said polysilicon to form said polysilicon into said microstructure, (9) removing said spacer oxide from said first region of said surface, (10) forming a protective layer of oxide over said polysilicon in said second region, (11) forming conductive paths on said microchip for electrically interconnecting said transistors to form a circuit and for electrically interconnecting said microstructure to said circuit, (12) passivating said first region of said microchip, and (13) etching said spacer oxide layer to remove all of said oxide and release said microstructure into a suspended state.
Claim 2
Independent Claim
263 words
A method of fabricating a microchip which includes a suspended microstructure and circuitry, said method comprising the steps of; (1) forming transistors in a first region of a surface of a substrate said step including the formation of dielectrics on said substrate, (2) forming a layer of material on said surface which will act as an etch stop for the etching of oxide, (3) removing dielectrics formed on said substrate during said formation of said transistors from a second region of said substrate, except for a layer of oxide on said surface, said second region defining where said microstructure will be formed, (4) passivating said surface in said second region, (5) depositing a layer of spacer oxide over said surface of said substrate to act as a spacer for the formation of said suspended microstructure, (6) etching anchor openings in said spacer oxide layer defining anchors from which said suspended microstructure will be supported, (7) depositing a layer of polysilicon over said spacer oxide form which said suspended microstructure will be formed, (8) etching said polysilicon to form said polysilicon into said microstructure, (9) removing said spacer oxide from said first region of said surface, (10) forming a protective layer of oxide over said polysilicon in said second region, (11) forming conductive paths on said microchip for electrically interconnecting said transistors to form a circuit and for electrically interconnecting said microstructure to said circuit, (12) passivating said first region of said microchip, and (13) etching said spacer oxide layer to remove all of said oxide and release said microstructure into a suspended state.
Claim 3
Dependent Claim
36 words
A method as set forth in claim 1 wherein step (1) comprises the step of; (1.1) implanting dopant into said substrate in said second region so as to improve isolation between different portions of said microstructure.
Claim 4
Dependent Claim
38 words
A method as set forth in claim 1 further comprising the step of; (3.1) implanting dopant into said substrate in said second region to increase the dopant level so as to improve isolation between portions of said microstructure.
Claim 5
Dependent Claim
33 words
A method as set forth in claim 1 wherein said layer of material formed in step (2) comprises nitride and further wherein step (12) comprises forming a nitride-to-nitride seal around said first region.
Claim 6
Dependent Claim
70 words
A method as set forth in claim 4 wherein step (12) comprises the steps of; (12.1) depositing a layer of oxide over said nitride layer formed in step (2), (12.2) selectively etching said oxide deposited in step (12.1) so as to form a channel around said first region, and (12.3) depositing a second layer of nitride over said microchip so as to form a nitride-to-nitride seal around said first region.
Claim 7
Dependent Claim
29 words
A method as set forth in claim 5 wherein step (12) further comprises the step of; (12.4) removing said nitride layer formed in step (12.3) from said second region.
Claim 8
Dependent Claim
77 words
A method as set forth in claim 1 wherein step (11) further includes forming resistors and comprises the steps of; (11.1) depositing a layer of SiCr on said microchip from which said resistors will be formed, (11.2) depositing metal on said microchip from which said conductive paths will be formed, (11.3) selectively etching said metal so as to form said conductive paths, and (11.4) selectively etching said SiCr so as to form said resistors in a pattern.
Claim 9
Dependent Claim
31 words
A method as set forth in claim 7 wherein step (11.2) further comprises the step of; (11.2.1) sputter coating said microchip with TiW, and (11.2.2) sputter coating said microchip with AlCu.
Claim 10
Dependent Claim
37 words
A method as set forth in claim 8 wherein step (11) further comprises the step of; (11.5) heating said microchip for a specified interval such that said TiW and said AlCu chemically interact to form an alloy.
Claim 11
Dependent Claim
34 words
A method as set forth in claim 1 wherein step (1) comprises the steps of; (1.2) forming emitters of said transistors while simultaneously forming n+ runners for electrically connecting said microstructure to said circuitry.
Claim 12
Dependent Claim
17 words
A method as set forth in claim 1 wherein step (9) comprises selectively etching said spacer oxide.
Claim 13
Dependent Claim
23 words
A method as set forth in claim 1 wherein step (6) comprises the steps of; (6.1) increasing dopant levels in said anchor openings.
Claim 14
Dependent Claim
29 words
A method as set forth in claim 1 wherein step (4) comprises the steps of; (4.1) depositing a layer of oxide over said microchip, and (4.2) densifying said oxide.
Claim 15
Dependent Claim
36 words
A method as set forth in claim 1 wherein step (5) comprises the steps of; (5.1) depositing said spacer oxide by chemical vapor deposition, and (5.2) densifying said spacer oxide by exposing it to high temperature.
Claim 16
Dependent Claim
48 words
A method as set forth in claim 14 wherein step (5) further comprises the step of; (5.3) selectively etching divots into a top surface of said spacer layer, whereby, when said microstructure is formed over said spacer layer, bumps are formed on a bottom surface of said microstructure.
Claim 17
Dependent Claim
48 words
A method as set forth in claim 1 wherein step (5) further comprises the step of; (5.3) selectively etching divots into a top surface of said spacer layer, whereby, when said microstructure is formed over said spacer layer, bumps are formed on a bottom surface of said microstructure.
Claim 18
Dependent Claim
53 words
A method as set forth in claim 1 wherein step (7) comprises the steps of; (7.1) depositing said polysilicon over said spacer oxide by low pressure chemical vapor deposition, (7.2) implanting a dopant into said polysilicon in order to make said polysilicon electrically conductive, and (7.3) annealing said polysilicon to form said polysilicon.
Claim 19
Dependent Claim
21 words
A method as set forth in claim 1 wherein step (10) further comprises etching said spacer oxide from said first region.
Claim 20
Dependent Claim
31 words
A method as set forth in claim 1 further comprising the step of; (10.5) removing from said first region all dielectrics formed in said first region in steps (4) through (10).
Claim 21
Dependent Claim
41 words
A method as set forth in claim 11 wherein said method further comprises the step of; (4.3) depositing a layer of nitride over said microchip, to act as an etch stop for the etching of said spacer oxide in step (9).
References Cited (Backward Citations)
US4071838A
Cited
US4050049A
Cited
US4051510A
Cited
US4244225A
Cited
US4378510A
Cited
US4342227A
Cited
US4356730A
Cited
US4483194A
Cited
US4435737A
Cited
US4443932A
Cited
US4430895A
Cited
US4804875A
Cited
US4553436A
Cited
US4522072A
Cited
US4660418A
Cited
US4488445A
Cited
US4600934A
Cited
US4653326A
Cited
US4663972A
Cited
US4656750A
Cited
US4641539A
Cited
US5000817A
Cited
US4674319A
Cited
US4705659A
Cited
US4772928A
Cited
US4891985A
Cited
US4679434A
Cited
US4891984A
Cited
US4750364A
Cited
US4691568A
Cited
US4736629A
Cited
US4836025A
Cited
US4670092A
Cited
US4869107A
Cited
US4926689A
Cited
US4829822A
Cited
US4776924A
Cited
US4942767A
Cited
US4926696A
Cited
US4848157A
Cited
US4896098A
Cited
US4779463A
Cited
US4884446A
Cited
US4967605A
Cited
US4997521A
Cited
US4943750A
Cited
US4851080A
Cited
US4920801A
Cited
US4967598A
Cited
US4920800A
Cited
US4766768A
Cited
US4809552A
Cited
US5060039A
Cited
US5016072A
Cited
US4939935A
Cited
US4934750A
Cited
US4930351A
Cited
US4918032A
Cited
US4977101A
Cited
US4874499A
Cited
US4922756A
Cited
US4882993A
Cited
US4945765A
Cited
US5059556A
Cited
US4891255A
Cited
US4908509A
Cited
EP0369352A1
Cited
US4901570A
Cited
US4893509A
Cited
US4969356A
Cited
US4901586A
Cited
US4879914A
Cited
US5005413A
Cited
US4912990A
Cited
US4930043A
Cited
US4930042A
Cited
US4928203A
Cited
US5008774A
Cited
US4987781A
Cited
US5060526A
Cited
US5006487A
Cited
US4980598A
Cited
US4995233A
Cited
WO1992003740A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-04 | 1998-01-03 | 1998-07-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-04 | 2002-01-03 | 2002-07-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-04 | 2006-01-03 | 2006-07-05 | $7700.00 | Window Closed / Lapsed |