Patent US5323067A successfully refreshed from Google Patents.
US5323067A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-disabling power-up detection circuit
Assignee: National Semiconductor Corp
•
Filing: 1993-04-14
•
Granted: 1994-06-21
•
Expires: 2013-04-14
Abstract
Abstract A CMOS power-up reset circuit provides a power-up output signal, useful to external circuits, when an applied power supply voltage exceeds a first predetermined value, and includes a ratioed transistor divider to generate a voltage on a sensing node which is a portion of the power supply voltage during a power-up transient. The circuit regeneratively latches when the rising power supply voltage and the sensing node voltage differ by more than a second predetermined value, such as a P-channel threshold voltage. A feedback signal subsequently disables current flow through the power-up reset circuit to virtually eliminate static power dissipation, and the power-up output signal is generated. Circuit provisions are incorporated to prevent capacitive coupling from the rising power supply voltage, through the N-wells of the P-channel transistors, to critical internal circuit nodes. The first predetermined value of the applied power supply voltage at which the circuit provides a power-up output signal is configurable by adjusting the ratio of two P-channel transistors.
Inventors
- 👤 Michael J. Shay
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 19:24
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/22; H03K17/223; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356008
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
331 words
A circuit for providing at an output terminal an output signal indicating when a power supply voltage operatively coupled to the circuit exceeds a first predetermined value during a transition of the power supply voltage, the circuit having a first power supply terminal for receiving the power supply voltage and having a second power supply terminal for receiving a ground reference potential, the output signal having a first state during a first portion of the transition when the power supply voltage is less than the first predetermined value, and having a second state during a remaining portion of the transition when the power supply voltage exceeds the first predetermined value and thereafter, comprising: generating means coupled between the first and second power supply terminals for operatively generating a voltage on a sensing node which is a portion of the power supply voltage; detecting means coupled to the generating means and coupled between the first and second power supply terminals, being responsive to the voltage on the sensing node, for operatively providing at a detecting node a detecting signal indicating when the voltage on the sensing node exceeds a second predetermined value corresponding to the power supply voltage exceeding the first predetermined value; regeneration means coupled to the generating means and the detecting means and responsive to the detecting signal, for driving the voltage of the sensing node in a direction so as to reinforce the detecting signal; feedback means coupled to the generating means, the detecting means, and the regeneration means, being responsive to the regeneration means driving the voltage of the sensing node, for interrupting current flow through each of the generating means, the detecting means, and the regeneration means, thereby eliminating power dissipation therein; and output means coupled to the sensing node and to the output terminal for providing the output signal in the first state, and for driving the output signal to the second state in response to the regeneration means driving the voltage of the sensing node.
Claim 2
Dependent Claim
331 words
A circuit for providing at an output terminal an output signal indicating when a power supply voltage operatively coupled to the circuit exceeds a first predetermined value during a transition of the power supply voltage, the circuit having a first power supply terminal for receiving the power supply voltage and having a second power supply terminal for receiving a ground reference potential, the output signal having a first state during a first portion of the transition when the power supply voltage is less than the first predetermined value, and having a second state during a remaining portion of the transition when the power supply voltage exceeds the first predetermined value and thereafter, comprising: generating means coupled between the first and second power supply terminals for operatively generating a voltage on a sensing node which is a portion of the power supply voltage; detecting means coupled to the generating means and coupled between the first and second power supply terminals, being responsive to the voltage on the sensing node, for operatively providing at a detecting node a detecting signal indicating when the voltage on the sensing node exceeds a second predetermined value corresponding to the power supply voltage exceeding the first predetermined value; regeneration means coupled to the generating means and the detecting means and responsive to the detecting signal, for driving the voltage of the sensing node in a direction so as to reinforce the detecting signal; feedback means coupled to the generating means, the detecting means, and the regeneration means, being responsive to the regeneration means driving the voltage of the sensing node, for interrupting current flow through each of the generating means, the detecting means, and the regeneration means, thereby eliminating power dissipation therein; and output means coupled to the sensing node and to the output terminal for providing the output signal in the first state, and for driving the output signal to the second state in response to the regeneration means driving the voltage of the sensing node.
Claim 3
Dependent Claim
26 words
A circuit as in claim 1 wherein the generating means comprises two transistors of the same conductivity type connected in series, forming the sensing node therebetween.
Claim 4
Dependent Claim
72 words
A circuit as in claim 1 wherein the generating means comprises: a first transistor having a source coupled to the first power supply terminal, a gate coupled to the second power supply terminal, and a drain coupled to the sensing node; and a second transistor having a source coupled to the sensing node, a gate coupled to the second power supply terminal, and a drain coupled to the second power supply terminal.
Claim 5
Dependent Claim
45 words
A circuit as in claim 3 wherein the generating means further comprises a third transistor having a drain coupled to the drain of the second transistor, a gate coupled to the first power supply terminal, and a source coupled to the second power supply terminal.
Claim 6
Dependent Claim
29 words
A circuit as in claim 1 wherein the first predetermined value differs from the second predetermined value by an amount substantially equal to a threshold voltage of a transistor.
Claim 7
Dependent Claim
54 words
A circuit as in claim 5 wherein the detecting means comprises: a fourth transistor having a drain coupled to the detecting node, a gate coupled to the sensing node, and a source coupled to the first power supply terminal; and a load means connected between the detecting node and the second power supply terminal.
Claim 8
Dependent Claim
41 words
A circuit as in claim 6 wherein the load means comprises a fifth transistor having a drain coupled to the detecting node, a gate coupled to the first power supply terminal, and a source coupled to the second power supply terminal.
Claim 9
Dependent Claim
39 words
A circuit as in claim 6 wherein the regeneration means comprises a sixth transistor having a drain coupled to the sensing node, a gate coupled to the detecting node, and a source coupled to the second power supply terminal.
Claim 10
Dependent Claim
57 words
A circuit as in claim 8 wherein the regeneration means further comprises a seventh transistor coupling the gate of the sixth transistor to the detecting node, the seventh transistor having a drain coupled to the detecting node, a gate coupled to the first power supply terminal, and a source coupled to the gate of the sixth transistor.
Claim 11
Dependent Claim
68 words
A circuit as in claim 1 wherein the feedback means comprises: a first inverter having an input coupled to the sensing node, and an output; a first switch means coupling the generating means to the first power supply terminal, being responsive to the first inverter output; and a second switch means coupling the detecting means to the first power supply terminal, being responsive to the first inverter output.
Claim 12
Dependent Claim
42 words
A circuit as in claim 10 wherein the feedback means further comprises a latching transistor having a drain coupled to the first inverter input, a gate coupled to the first inverter output, and a source coupled to the second power supply terminal.
Claim 13
Dependent Claim
59 words
A circuit as in claim 11 wherein the first inverter comprises: an eighth transistor having a drain coupled to the first inverter output, a gate coupled to the first inverter input, and a source coupled to the second power supply terminal; and a plurality of series-connected load transistors coupling the first inverter output to the first power supply terminal.
Claim 14
Dependent Claim
49 words
A circuit as in claim 12: wherein each of the plurality of series-connected load transistors has a backside terminal which is connectable independently of other transistors; and wherein the backside terminal of each of the plurality of series-connected load transistors is connected to each load transistor's respective source terminal.
Claim 15
Dependent Claim
45 words
A circuit as in claim 13: wherein the gate of a series-connected load transistor coupled to and nearest the output is connected to the first inverter input; and wherein the gates of the remaining series-connected load transistors are coupled to the second power supply terminal.
Claim 16
Dependent Claim
31 words
A circuit as in claim 14 wherein the output means comprises a buffer having an input coupled to the first inverter output, and having an output coupled to the output terminal.
Claim 17
Dependent Claim
45 words
A circuit as in claim 15: wherein the first state of the output signal is a voltage substantially driven to follow the power supply voltage; and wherein the second state of the output signal is a low voltage substantially driven to the ground reference potential.
Claim 18
Independent Claim
224 words
A method for providing to an output a signal indicating when a power supply voltage operatively coupled to a circuit block exceeds a first predetermined value during a transition of the power supply voltage, the output signal having a first state during a first portion of the transition when the power supply voltage is less than the first predetermined value, and having a second state during a remaining portion of the transition when the power supply voltage exceeds the first predetermined value and thereafter, comprising the steps of: generating a voltage on a sensing node which is a portion of the power supply voltage during the first portion of the transition; detecting when the sensing node voltage and the power supply voltage differ by more than a second predetermined amount, wherein the portion of the power supply voltage generated on the sensing node and the second predetermined value are chosen so that the sensing node voltage and the power supply voltage differ by more than the second predetermined value when the power supply voltage exceeds the first predetermined value; latching the sensing node subsequent to the detecting step; interrupting static current flow through the circuit block subsequent to the latching step, thereby eliminating power dissipation therein; and driving the output signal from the first state to the second state subsequent to the latching step.
Claim 19
Independent Claim
224 words
A method for providing to an output a signal indicating when a power supply voltage operatively coupled to a circuit block exceeds a first predetermined value during a transition of the power supply voltage, the output signal having a first state during a first portion of the transition when the power supply voltage is less than the first predetermined value, and having a second state during a remaining portion of the transition when the power supply voltage exceeds the first predetermined value and thereafter, comprising the steps of: generating a voltage on a sensing node which is a portion of the power supply voltage during the first portion of the transition; detecting when the sensing node voltage and the power supply voltage differ by more than a second predetermined amount, wherein the portion of the power supply voltage generated on the sensing node and the second predetermined value are chosen so that the sensing node voltage and the power supply voltage differ by more than the second predetermined value when the power supply voltage exceeds the first predetermined value; latching the sensing node subsequent to the detecting step; interrupting static current flow through the circuit block subsequent to the latching step, thereby eliminating power dissipation therein; and driving the output signal from the first state to the second state subsequent to the latching step.
Claim 20
Dependent Claim
20 words
A method as in claim 17 wherein the second predetermined value corresponds to a threshold voltage of a P-channel transistor.
Claim 21
Dependent Claim
21 words
A method as in claim 18 wherein the first predetermined value is chosen from a range between 1.5 and 4.0 volts.
Claim 22
Dependent Claim
21 words
A method as in claim 19 Wherein the first predetermined value is chosen from a range between 1.5 and 2.5 volts.
Claim 23
Dependent Claim
216 words
A CMOS power-up reset circuit for providing at an output terminal a power-up reset signal indicating when a power supply voltage operatively coupled to the circuit exceeds a first predetermined value during a transition of the power supply voltage, the output signal having a first state during a first portion of the transition when the power supply voltage is less than the first predetermined value, and having a second state during a remaining portion of the transition when the power supply voltage exceeds the first predetermined value and thereafter, comprising: a first power supply terminal for receiving the power supply voltage; a second power supply terminal for receiving a ground reference potential; a voltage divider coupled between the first and second power supply terminals having an output coupled to a sensing node; a detector coupled between the first and second power supply terminals, having an input coupled to the sensing node and having an output coupled to a detecting node; a regenerator having an input coupled to the detecting node, and having an output coupled to the sensing node for driving the sensing node voltage in a direction so as to reinforce the detecting node output; and a buffer having an input coupled to the sensing node and having an output coupled to the output terminal.
Claim 24
Dependent Claim
216 words
A CMOS power-up reset circuit for providing at an output terminal a power-up reset signal indicating when a power supply voltage operatively coupled to the circuit exceeds a first predetermined value during a transition of the power supply voltage, the output signal having a first state during a first portion of the transition when the power supply voltage is less than the first predetermined value, and having a second state during a remaining portion of the transition when the power supply voltage exceeds the first predetermined value and thereafter, comprising: a first power supply terminal for receiving the power supply voltage; a second power supply terminal for receiving a ground reference potential; a voltage divider coupled between the first and second power supply terminals having an output coupled to a sensing node; a detector coupled between the first and second power supply terminals, having an input coupled to the sensing node and having an output coupled to a detecting node; a regenerator having an input coupled to the detecting node, and having an output coupled to the sensing node for driving the sensing node voltage in a direction so as to reinforce the detecting node output; and a buffer having an input coupled to the sensing node and having an output coupled to the output terminal.
Claim 25
Dependent Claim
75 words
A CMOS power-up reset circuit as in claim 21 wherein the voltage divider comprises: a first transistor having a source coupled to the first power supply terminal, a gate coupled to the second power supply terminal, and a drain coupled to the sensing node; and a second transistor having a source coupled to the sensing node, a gate coupled to the second power supply terminal, and a drain coupled to the second power supply terminal.
Claim 26
Dependent Claim
48 words
A CMOS power-up reset circuit as in claim 22 wherein the voltage divider further comprises a third transistor having a drain coupled to the drain of the second transistor, a gate coupled to the first power supply terminal, and a source coupled to the second power supply terminal.
Claim 27
Dependent Claim
104 words
A CMOS power-up reset circuit as in claim 23 wherein the detector comprises: a fourth transistor having a drain coupled to the detecting node, a gate coupled to the sensing node, and a source coupled to the first power supply terminal; a fifth transistor having a drain coupled to the detecting node, a gate coupled to the first power supply terminal, and a source coupled to the second power supply terminal; and wherein the regenerator comprises a sixth transistor having a drain coupled to the sensing node, a gate coupled to the detecting node, and a source coupled to the second power supply terminal.
Claim 28
Dependent Claim
59 words
A CMOS power-up reset circuit as in claim 24 wherein the regenerator further comprises a seventh transistor coupling the gate of the sixth transistor to the detecting node, the seventh transistor having a drain coupled to the detecting node, a gate coupled to the first power supply terminal, and a source coupled to the gate of the sixth transistor.
Claim 29
Dependent Claim
71 words
A CMOS power-up reset circuit as in claim 25 further comprising: a first inverter having an input coupled to the sensing node, and an output; a first switch transistor coupling the voltage divider to the first power supply terminal, having a gate coupled to the first inverter output; and a second switch transistor coupling the detector to the first power supply terminal, having a gate coupled to the first inverter output.
Claim 30
Dependent Claim
41 words
A CMOS power-up reset circuit as in claim 26 further comprising a latching transistor having a drain coupled to the first inverter input, a gate coupled to the first inverter output, and a source coupled to the second power supply terminal.
Claim 31
Dependent Claim
83 words
A CMOS power-up reset circuit as in claim 27 wherein the first inverter comprises: an eighth transistor having a drain coupled to the first inverter output, a gate coupled to the first inverter input, and a source coupled to the second power supply terminal; and a plurality of series-connected load transistors coupling the first inverter output to the first power supply terminal, each having a backside terminal which is connectable independently of other transistors and connected to each load transistor's respective source terminal.
Claim 32
Dependent Claim
50 words
A CMOS power-up reset circuit as in claim 28: wherein the gate of a series-connected load transistor coupled to and nearest the first inverter output is connected to the first inverter input; and wherein the gates of the remaining series-connected load transistors are coupled to the second power supply terminal.
Claim 33
Dependent Claim
33 words
A CMOS power-up reset circuit as in claim 29: wherein the first, second, and fourth transistors comprise P-channel MOS transistors; and wherein the third, fifth, sixth, and seventh transistors comprise N-channel MOS transistors.
Claim 34
Dependent Claim
40 words
A CMOS power-up reset circuit as in claim 30: wherein the first and second switch transistors and the plurality of series-connected load transistors comprise P-channel MOS transistors; and wherein the eighth transistor and the latching transistor comprise N-channel MOS transistors.
References Cited (Backward Citations)
JPS5547727A
Cited
US4254347A
Cited
JPS5577233A
Cited
US4558233A
Cited
US4633107A
Cited
US4888497A
Cited
US4970408A
Cited
US5051611A
Cited
US5159206A
Cited
US5136181A
Cited
US5111067A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-20 | 1997-12-20 | 1998-06-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-20 | 2001-12-20 | 2002-06-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-20 | 2005-12-20 | 2006-06-21 | $7700.00 | Window Closed / Lapsed |