Patent US5313077A successfully refreshed from Google Patents.
US5313077A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Insulated gate field effect transistor and its manufacturing method
Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1993-04-30
•
Granted: 1994-05-17
•
Expires: 2013-04-30
Abstract
Abstract A thin film transistor including a semiconductor layer including a non-single crystalline silicon layer formed on an insulating surface of a substrate; a gate electrode formed on the semiconductor layer; a gate insulating film disposed between the gate electrode and the semiconductor layer; a source region and a drain region formed in the semiconductor layer; a channel region extending between the source and drain regions in the semiconductor layer, where the source and drain regions have a different conductivity type from the channel region; and an interlayer insulating film covering at least the gate electrode and semiconductor layer except for a contact hole of at least one of the source and drain regions where the contact hole is disposed partially over the source or drain regions; wherein at least one of the source region and said drain region is provided with an electrode through the contact hole, the electrode being contacted with an upper surface of the substrate and an upper surface of one of the source region or the drain region.
Inventors
- 👤 Shunpei Yamazaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 16:22
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6729; H10D30/673; H10D30/6731; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6746; H10P; H10P14/00; H10P14/20; H10P14/29; H10P14/2901; H10P14/2921; H10P14/32; H10P14/3202; H10P14/3204; H10P14/3211; H10P14/3238; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/3438; H10P14/3441; H10P14/3442; H10P14/38; H10P14/3802; H10P34/00; H10P34/40; H10P34/42; Y; Y10; Y10S; Y10S257/00; Y10S257/914
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
177 words
A thin film transistor comprising: a semiconductor layer comprising a non-single crystalline silicon layer formed on an insulating surface of a substrate; a gate electrode formed on said semiconductor layer; a gate insulating film disposed between said gate electrode and said semiconductor layer; a source region and a draining region formed in said semiconductor layer; a channel region extending between said source and drain regions in said semiconductor layer, where said source and draining regions have a different conductivity type from said channel region; and an interlayer insulating film covering at least said gate electrode and semiconductor layer except for a contact hole of at least one of said source and draining regions where said contact hole is disposed partially over said at least one of said source and drain regions; wherein at least one of said source region and said drain region is provided with an electrode through said contact hole, said electrode being contacted with an upper surface of said substrate and an upper surface of one of said source region and said draining region.
Claim 2
Dependent Claim
177 words
A thin film transistor comprising: a semiconductor layer comprising a non-single crystalline silicon layer formed on an insulating surface of a substrate; a gate electrode formed on said semiconductor layer; a gate insulating film disposed between said gate electrode and said semiconductor layer; a source region and a draining region formed in said semiconductor layer; a channel region extending between said source and drain regions in said semiconductor layer, where said source and draining regions have a different conductivity type from said channel region; and an interlayer insulating film covering at least said gate electrode and semiconductor layer except for a contact hole of at least one of said source and draining regions where said contact hole is disposed partially over said at least one of said source and drain regions; wherein at least one of said source region and said drain region is provided with an electrode through said contact hole, said electrode being contacted with an upper surface of said substrate and an upper surface of one of said source region and said draining region.
Claim 3
Dependent Claim
42 words
The thin film transistor of claim 1 wherein said interlayer insulating film extends beyond said semiconductor layer so that said interlayer insulating film covers an exposed surface of said insulating surface of the substrate on which said semiconductor layer is not formed.
Claim 4
Dependent Claim
17 words
The thin film transistor of claim 1 wherein said semiconductor layer is a non-single crystalline semiconductor layer.
Claim 5
Dependent Claim
18 words
The thin film transistor of claim 1 wherein said gate electrode is formed of microcrystalline or polycrystalline silicon.
Claim 6
Dependent Claim
17 words
The thin film transistor of claim 1 wherein said gate insulating film is a silicon nitride film.
Claim 7
Dependent Claim
180 words
A thin film transistor comprising: a semiconductor layer comprising a non-single crystalline semiconductor layer formed on an insulating surface of a substrate; a gate electrode formed on said semiconductor layer; a gate insulating film disposed between said gate electrode and said semiconductor layer; a source region and a draining region formed in said semiconductor layer; a channel region extending between said source and drain regions in said semiconductor layer, where said source and drain regions have a different conductivity type from said channel region; and an interlayer insulating film covering at least said gate electrode and semiconductor layer except for a contact hole of at least one of said source and drain regions where said contact hole is disposed partially over said at least one of said source and draining regions; wherein at least one of said source region and said drain region is provided with an electrode through said contact hole of the interlayer insulating layer, said electrode being contacted with an upper surface and a side edge surface of one of said source region and said drain region.
Claim 8
Dependent Claim
180 words
A thin film transistor comprising: a semiconductor layer comprising a non-single crystalline semiconductor layer formed on an insulating surface of a substrate; a gate electrode formed on said semiconductor layer; a gate insulating film disposed between said gate electrode and said semiconductor layer; a source region and a draining region formed in said semiconductor layer; a channel region extending between said source and drain regions in said semiconductor layer, where said source and drain regions have a different conductivity type from said channel region; and an interlayer insulating film covering at least said gate electrode and semiconductor layer except for a contact hole of at least one of said source and drain regions where said contact hole is disposed partially over said at least one of said source and draining regions; wherein at least one of said source region and said drain region is provided with an electrode through said contact hole of the interlayer insulating layer, said electrode being contacted with an upper surface and a side edge surface of one of said source region and said drain region.
Claim 9
Dependent Claim
42 words
The thin film transistor of claim 6 wherein said interlayer insulating film extends beyond said semiconductor layer so that said interlayer insulating film covers an exposed surface of said insulating surface of the substrate on which said semiconductor layer is not formed.
Claim 10
Dependent Claim
17 words
The thin film transistor of claim 6 wherein said semiconductor layer is a non-single crystalline silicon layer.
Claim 11
Dependent Claim
18 words
The thin film transistor of claim 6 wherein said gate electrode is formed of microcrystalline or polycrystalline silicon.
Claim 12
Dependent Claim
17 words
The thin film transistor of claim 6 wherein said gate insulating film is a silicon nitride film.
Claim 13
Dependent Claim
167 words
A thin film transistor comprising: a non-single crystalline semiconductor layer formed on an insulating surface of a substrate; a gate electrode formed on said semiconductor layer; a gate insulating film disposed between said gate electrode and said semiconductor layer; a source region and a drain region contacting said semiconductor layer; a channel region existing in said semiconductor layer where said source and drain regions have ends which are removed from said channel region; and an interlayer insulating film covering at least said gate electrode and semiconductor layer except for a contact hole which extends beyond the said end of at least one of said source and drain regions where said contact hole is disposed partially over said at least one of said source and drain regions; wherein at least one of said source region and said drain region is provided with an electrode through said contact hole, said electrode being contacted with at least an upper surface of one of said source region and said draining region.
Claim 14
Dependent Claim
167 words
A thin film transistor comprising: a non-single crystalline semiconductor layer formed on an insulating surface of a substrate; a gate electrode formed on said semiconductor layer; a gate insulating film disposed between said gate electrode and said semiconductor layer; a source region and a drain region contacting said semiconductor layer; a channel region existing in said semiconductor layer where said source and drain regions have ends which are removed from said channel region; and an interlayer insulating film covering at least said gate electrode and semiconductor layer except for a contact hole which extends beyond the said end of at least one of said source and drain regions where said contact hole is disposed partially over said at least one of said source and drain regions; wherein at least one of said source region and said drain region is provided with an electrode through said contact hole, said electrode being contacted with at least an upper surface of one of said source region and said draining region.
Claim 15
Dependent Claim
21 words
The thin film transistor of claim 11 wherein said source and drain regions are disposed within said non-single crystalline semiconductor layer.
References Cited (Backward Citations)
US3304469A
Cited
US4072974A
Cited
US4196438A
Cited
US4113514A
Cited
US4353085A
Cited
US4239554A
Cited
US4272880A
Cited
US4377902A
Cited
US4523368A
Cited
JPS56135972A
Cited
US4470060A
Cited
US4459739A
Cited
US4406709A
Cited
US4463492A
Cited
US4823180A
Cited
US4766477A
Cited
US4476475A
Cited
US4514895A
Cited
US4619034A
Cited
US4578304A
Cited
US4727044A
Cited
US4959700A
Cited
US4667217A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-16 | 1997-11-15 | 1998-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-16 | 2001-11-15 | 2002-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-16 | 2005-11-15 | 2006-05-17 | $7700.00 | Window Closed / Lapsed |