US5281869A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reduced-voltage NMOS output driver
Assignee: Hewlett Packard Development Co LP
•
Filing: 1992-07-01
•
Granted: 1994-01-25
•
Expires: 2012-07-01
Abstract
Abstract A tri-state output buffer circuit employs N-channel pull-up and pull-down transistors, with another N-channel transistor connected between the pull-up and pull-down transistors and having its gate connected to the low-voltage supply. An output node at one side of the pull-up transistor may be driven to a voltage higher than the supply, without subjecting the pull-up to hot-carrier effects or other deleterious effects of over-voltage. When in the high-impedance output state, the gate of the pull-up is shorted to an intermediate node which is the drain of the pull-down transistor, using a P-channel and an N-channel transistor responsive to the logic input. The voltage on the gate of the pull-up transistor is allowed to track the output up to the reduced voltage supply minus V TN when in the high-impedance state, by tying the gate of the pull-up transistor to the intermediate node; this prevents damage to the pull-up due to hot-carrier effects.
Inventors
- 👤 James R. Lundberg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:29
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00315; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
146 words
An output circuit, comprising: a) a pull-down transistor and a pull-up transistor, each of said transistors having a source-to-drain path and a gate; the source-to-drain path of said pull-up transistor being connected between a voltage supply and an output node; the source-to-drain path of said pull-down transistor being connected between a reference terminal and an intermediate node; b) a first transistor having a source-to-drain path and a gate, the source-to-drain path of said first transistor being connected between said output node and said intermediate node; the gate of said first transistor being connected to said supply; c) logic input means for said circuit coupling separate logic inputs to said gates of said pull-down and pull-up transistors; d) switching means to couple said gate of said pull-up transistor to said intermediate node in response to a logic input to said pull-up transistor being of a selected value.
Claim 2
Dependent Claim
146 words
An output circuit, comprising: a) a pull-down transistor and a pull-up transistor, each of said transistors having a source-to-drain path and a gate; the source-to-drain path of said pull-up transistor being connected between a voltage supply and an output node; the source-to-drain path of said pull-down transistor being connected between a reference terminal and an intermediate node; b) a first transistor having a source-to-drain path and a gate, the source-to-drain path of said first transistor being connected between said output node and said intermediate node; the gate of said first transistor being connected to said supply; c) logic input means for said circuit coupling separate logic inputs to said gates of said pull-down and pull-up transistors; d) switching means to couple said gate of said pull-up transistor to said intermediate node in response to a logic input to said pull-up transistor being of a selected value.
Claim 3
Dependent Claim
40 words
A circuit according to claim 1 including means for holding said gate of said pull-up transistor at about the voltage of said supply when said separate logic input to said gate of said pull-up transistor is at a selected value.
Claim 4
Dependent Claim
30 words
A circuit according to claim 2 wherein said means for holding is a second transistor having a source-to-drain path connected between said supply and said gate of said pull-up transistor.
Claim 5
Dependent Claim
22 words
A circuit according to claim 1 wherein said pull-up and pull-down transistors and said first transistor are of the same channel-conductivity type.
Claim 6
Dependent Claim
12 words
A circuit according to claim 4 wherein said channel-conductivity type is N-channel.
Claim 7
Dependent Claim
25 words
A circuit according to claim 4 wherein said switching means is a transistor of a channel-conductivity type opposite that of said pull-up and pull-down transistors.
Claim 8
Dependent Claim
70 words
A circuit according to claim 1 wherein said logic input means applies a drive-high input, a drive-low input, or a high-impedance input to said gates of said pull-up and pull-down transistors, to drive said output node to a high level, a low level or a high-impedance level, respectively; and wherein said switching means includes a second transistor turned on when said high-impedance input is applied by said logic input means.
Claim 9
Dependent Claim
82 words
A circuit according to claim 7 wherein said pull-up, pull-down and first transistors are N-channel and said second transistor is P-channel; and including a third and a fourth P-channel transistor, the third transistor having a source-to-drain path connected between said supply and a gate of said fourth transistor, the fourth transistor having a source-to-drain path connected between said supply and said gate of said pull-up transistor, the gate of said third transistor being connected to receive said input for said pull-up transistor.
Claim 10
Dependent Claim
42 words
A circuit according to claim 8 including a fifth N-channel transistor having a source-to-drain path connected between said gate of said pull-up transistor and said intermediate node, and having a gate connected by an invertor to said input for said pull-up transistor.
Claim 11
Dependent Claim
147 words
A driver circuit, comprising: a) first, second and third transistors, each of said transistors having a source-to-drain path and a gate; b) the source-to-drain path of the first transistor being connected between a first terminal of a voltage supply and an output node; the source-to-drain path of the second transistor being connected between a second terminal of said voltage supply and an intermediate node; the source-to-drain path of the third transistor being connected between said intermediate node and said output node; the gate of said third transistor being connected to said first terminal of said voltage supply; c) logic input means for said driver circuit applying separate inputs to said gates of said first and second transistors; d) a fourth transistor having a source-to-drain path connected between said gate of said first transistor and said intermediate node and having a gate responsive to said logic input means.
Claim 12
Dependent Claim
147 words
A driver circuit, comprising: a) first, second and third transistors, each of said transistors having a source-to-drain path and a gate; b) the source-to-drain path of the first transistor being connected between a first terminal of a voltage supply and an output node; the source-to-drain path of the second transistor being connected between a second terminal of said voltage supply and an intermediate node; the source-to-drain path of the third transistor being connected between said intermediate node and said output node; the gate of said third transistor being connected to said first terminal of said voltage supply; c) logic input means for said driver circuit applying separate inputs to said gates of said first and second transistors; d) a fourth transistor having a source-to-drain path connected between said gate of said first transistor and said intermediate node and having a gate responsive to said logic input means.
Claim 13
Dependent Claim
29 words
A circuit according to claim 10 wherein said first, second and third transistors are of one channel conductivity type and said fourth transistor is of another channel conductivity type.
Claim 14
Dependent Claim
22 words
A circuit according to claim 11 wherein said one channel conductivity type is N-channel and said another channel conductivity type is P-channel.
Claim 15
Dependent Claim
48 words
A circuit according to claim 10 wherein said logic input means applies a drive-high input, a drive-low input, or a high-impedance input to said gates of said first and second transistors, to drive said output node to a high level, a low level or a high-impedance level, respectively.
Claim 16
Dependent Claim
23 words
A circuit according to claim 13 wherein said fourth transistor is turned on when said high-impedance input is applied by said logic input.
Claim 17
Dependent Claim
21 words
A circuit according to claim 14 wherein said first, second and third transistors are N-channel and said fourth transistor is P-channel.
Claim 18
Dependent Claim
68 words
A circuit according to claim 15 including a fifth and a sixth P-channel transistor, the fifth transistor having a source-to-drain path connected between said first terminal and a gate of said sixth transistor, the sixth transistor having a source-to-drain path connected between aid first terminal and said gate of said first transistor, the gate of said fifth transistor being connected to receive said input for said first transistor.
Claim 19
Dependent Claim
42 words
A circuit according to claim 16 including a seventh N-channel transistor having a source-to-drain path connected between said gate of said first transistor and said intermediate node, and having a gate connected by an invertor to said input for said first transistor.
Claim 20
Dependent Claim
39 words
A circuit according to claim 17 including an eighth transistor having a source-to-drain path connected between said gate of said fifth transistor and said gate of said seventh transistor and having a gate connected to a clock voltage source.
Claim 21
Dependent Claim
87 words
A circuit comprising: an output node; a pull-up transistor having a gate and having a source-to-drain path connecting said output node to a source of voltage of a given value; logic means driving said gate with logic voltage; a coupling transistor having a source-to-drain path connecting said output node to an intermediate node and having a gate connected to said source of voltage; and switching means connecting said gate of said pull-up transistor to said intermediate node in response to a selected value of said logic voltage.
Claim 22
Dependent Claim
87 words
A circuit comprising: an output node; a pull-up transistor having a gate and having a source-to-drain path connecting said output node to a source of voltage of a given value; logic means driving said gate with logic voltage; a coupling transistor having a source-to-drain path connecting said output node to an intermediate node and having a gate connected to said source of voltage; and switching means connecting said gate of said pull-up transistor to said intermediate node in response to a selected value of said logic voltage.
Claim 23
Dependent Claim
24 words
A circuit according to claim 19 wherein said pull-up transistor and said coupling transistor are N-channel and said switching means is a P-channel transistor.
References Cited (Backward Citations)
US3839646A
Cited
US4345172A
Cited
US4275313A
Cited
US4347447A
Cited
US4825106A
Cited
US4782250A
Cited
US4963766A
Cited
US4963766B1
Cited
US5160855A
Cited
US5172016A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-01-24 | 1997-07-26 | 1998-01-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-01-24 | 2001-07-26 | 2002-01-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-01-24 | 2005-07-26 | 2006-01-25 | $7700.00 | Window Closed / Lapsed |