← Back to Patent Explorer
US5173440A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating a semiconductor device by reducing the impurities

Assignee: Toshiba Corp
•
Filing: 1990-05-01
•
Granted: 1992-12-22
•
Expires: 2010-05-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In fabricating a semiconductor device, when impurities are diffused from a silicon oxide layer containing the impurities to a semiconductor layer, a diffusion atmosphere is controlled so as to oxidize or reduce a specified impurity to thereby control the diffusion coefficient of the impurities in the silicon oxide layer. Thus, it is possible to form a diffusion layer having a desired impurity profile under a good control.

Inventors

  • 👤 Yoshitaka Tsunashima
  • 👤 Kenji Todori
  • 👤 Kikuo Yamabe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 10:03
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/01; H10D1/045; H10D1/047; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/17; H10P32/171; Y; Y10; Y10S; Y10S148/00; Y10S148/014

Claims Analysis

Total Claims: 24
Claim 1
Independent Claim 71 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing impurities; reducing the impurities in the silicon oxide layer at a first temperature; and diffusing the impurities in the silicon oxide layer into the surface of the semiconductor layer at a second temperature, wherein the first temperature is lower than the second temperature.
Claim 2
Independent Claim 71 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing impurities; reducing the impurities in the silicon oxide layer at a first temperature; and diffusing the impurities in the silicon oxide layer into the surface of the semiconductor layer at a second temperature, wherein the first temperature is lower than the second temperature.
Claim 3
Independent Claim 109 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing impurities; reducing the impurities in the silicon oxide layer at a first temperature; diffusing the impurities in the silicon oxide layer into the surface of the semiconductor layer at a second temperature; oxidizing any impurities remaining in the silicon oxide layer at a third temperature; and diffusing the impurities remaining in the silicon oxide layer into the surface of the semiconductor layer at the second temperature, wherein both the first temperature and the third temperature are lower than the second temperature.
Claim 4
Independent Claim 109 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing impurities; reducing the impurities in the silicon oxide layer at a first temperature; diffusing the impurities in the silicon oxide layer into the surface of the semiconductor layer at a second temperature; oxidizing any impurities remaining in the silicon oxide layer at a third temperature; and diffusing the impurities remaining in the silicon oxide layer into the surface of the semiconductor layer at the second temperature, wherein both the first temperature and the third temperature are lower than the second temperature.
Claim 5
Independent Claim 84 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing a plurality of types of impurities; reducing a specific type of the impurities in the silicon oxide layer at a first temperature; and diffusing the plurality of types of impurities in the silicon oxide layer into the surface of the semiconductor layer at a second temperature, wherein the first temperature is lower than the second temperature.
Claim 6
Independent Claim 84 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing a plurality of types of impurities; reducing a specific type of the impurities in the silicon oxide layer at a first temperature; and diffusing the plurality of types of impurities in the silicon oxide layer into the surface of the semiconductor layer at a second temperature, wherein the first temperature is lower than the second temperature.
Claim 7
Independent Claim 127 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing first and second types of impurities; exposing the silicon oxide layer to a reducing atmosphere and reducing the first type of impurity so as to bring the first type of impurity into a state difficult to diffuse; diffusing impurities other than the first type of impurity into the semiconductor layer; exposing the silicon oxide layer to an oxidizing atmosphere to oxidize the first type of impurity in the silicon oxide layer so as to return the first type of impurity into a state easy to diffuse; and diffusing the first and second types of impurities into the semiconductor layer.
Claim 8
Independent Claim 127 words
A method of fabricating a semiconductor device, comprising the steps of: forming a silicon oxide layer on a surface of a semiconductor layer, the silicon oxide layer containing first and second types of impurities; exposing the silicon oxide layer to a reducing atmosphere and reducing the first type of impurity so as to bring the first type of impurity into a state difficult to diffuse; diffusing impurities other than the first type of impurity into the semiconductor layer; exposing the silicon oxide layer to an oxidizing atmosphere to oxidize the first type of impurity in the silicon oxide layer so as to return the first type of impurity into a state easy to diffuse; and diffusing the first and second types of impurities into the semiconductor layer.
Claim 9
Dependent Claim 52 words
A method of fabricating a semiconductor device according to claim 4, wherein the reducing step comprises a step of heating the silicon oxide layer in a reducing atmosphere to a predetermined temperature, and the reducing step and the step of diffusing impurities other than the first type of impurity are simultaneously performed.
Claim 10
Independent Claim 155 words
A method of fabricating a semiconductor device, comprising the steps of: forming a first silicon oxide layer on a surface of a semiconductor layer, the first silicon oxide layer containing at least a first type of impurity; forming a second silicon oxide layer on the first silicon oxide layer, the second silicon oxide layer containing at least a second type of impurity; exposing the silicon oxide layers to a reducing atmosphere to reduce the first type of impurity so as to bring the first type of impurity into a state difficult to diffuse; diffusing impurities other than the first type of impurity into the semiconductor layer; exposing the silicon oxide layers to an oxidizing atmosphere to oxidize the first type of impurity in the silicon oxide layer so as to return the first type of impurity into a state easy to diffuse; and diffusing the first and second types of impurities into the semiconductor layer.
Claim 11
Independent Claim 155 words
A method of fabricating a semiconductor device, comprising the steps of: forming a first silicon oxide layer on a surface of a semiconductor layer, the first silicon oxide layer containing at least a first type of impurity; forming a second silicon oxide layer on the first silicon oxide layer, the second silicon oxide layer containing at least a second type of impurity; exposing the silicon oxide layers to a reducing atmosphere to reduce the first type of impurity so as to bring the first type of impurity into a state difficult to diffuse; diffusing impurities other than the first type of impurity into the semiconductor layer; exposing the silicon oxide layers to an oxidizing atmosphere to oxidize the first type of impurity in the silicon oxide layer so as to return the first type of impurity into a state easy to diffuse; and diffusing the first and second types of impurities into the semiconductor layer.
Claim 12
Independent Claim 198 words
A method of fabricating a MOSFET, comprising the steps of: forming a gate electrode on the surface of a substrate; forming a silicon oxide layer on the substrate such that the silicon oxide layer contacts regions designated for forming source and drain regions, the silicon oxide layer including first and second types of impurities of the same conductivity type; exposing the silicon oxide layer to a reducing atmosphere to reduce the first type of impurity so as to bring the first type of impurity into a state difficult to diffuse; diffusing the second type of impurity into the semiconductor layer; exposing the silicon oxide layer to an oxidizing atmosphere to oxidize the first type of impurity in the silicon oxide layer so as to return the first type of impurity to a state easy to diffuse; diffusing the first and second types of impurities into the semiconductor layer, thereby forming source and drain regions including a first diffusion layer containing the first and second types of impurities at a high density, and a second diffusion layer of the same conductivity type formed around the first diffusion layer and containing the first type of impurity at a low density.
Claim 13
Independent Claim 198 words
A method of fabricating a MOSFET, comprising the steps of: forming a gate electrode on the surface of a substrate; forming a silicon oxide layer on the substrate such that the silicon oxide layer contacts regions designated for forming source and drain regions, the silicon oxide layer including first and second types of impurities of the same conductivity type; exposing the silicon oxide layer to a reducing atmosphere to reduce the first type of impurity so as to bring the first type of impurity into a state difficult to diffuse; diffusing the second type of impurity into the semiconductor layer; exposing the silicon oxide layer to an oxidizing atmosphere to oxidize the first type of impurity in the silicon oxide layer so as to return the first type of impurity to a state easy to diffuse; diffusing the first and second types of impurities into the semiconductor layer, thereby forming source and drain regions including a first diffusion layer containing the first and second types of impurities at a high density, and a second diffusion layer of the same conductivity type formed around the first diffusion layer and containing the first type of impurity at a low density.
Claim 14
Independent Claim 262 words
A method of fabricating a semiconductor device of a trench type capacitor structure, comprising the steps of: forming a trench in the surface of a semiconductor substrate; forming on an inner wall of the trench a first silicon oxide layer containing at least a first type of impurity; forming a second silicon oxide layer on the first silicon oxide layer, the second silicon oxide layer containing at least a second type of impurity having a conductivity opposite that of the first type of impurity; exposing the first silicon oxide layer to a reducing atmosphere to reduce the first type of impurity in the first silicon oxide layer so as to bring the first type of impurity into a state difficult to diffuse; diffusing impurities other than the first type of impurity into the semiconductor layer; exposing the first silicon oxide layer to an oxidizing atmosphere to oxidize the first type of impurity in the first silicon oxide layer so as to return the first type of impurity to a state easy to diffuse; diffusing the first and second types of impurities into the semiconductor layer, thereby forming a trench type capacitor storage node comprising a first diffusion layer of one conductive type on the inner wall of the trench, which first diffusion layer includes the first type of impurity at a high density, and a second diffusion layer around the first diffusion layer, which second diffusion layer includes the second type of impurity; forming a capacitor insulating film on the storage node; and forming a plate electrode on the capacitor insulating film.
Claim 15
Independent Claim 262 words
A method of fabricating a semiconductor device of a trench type capacitor structure, comprising the steps of: forming a trench in the surface of a semiconductor substrate; forming on an inner wall of the trench a first silicon oxide layer containing at least a first type of impurity; forming a second silicon oxide layer on the first silicon oxide layer, the second silicon oxide layer containing at least a second type of impurity having a conductivity opposite that of the first type of impurity; exposing the first silicon oxide layer to a reducing atmosphere to reduce the first type of impurity in the first silicon oxide layer so as to bring the first type of impurity into a state difficult to diffuse; diffusing impurities other than the first type of impurity into the semiconductor layer; exposing the first silicon oxide layer to an oxidizing atmosphere to oxidize the first type of impurity in the first silicon oxide layer so as to return the first type of impurity to a state easy to diffuse; diffusing the first and second types of impurities into the semiconductor layer, thereby forming a trench type capacitor storage node comprising a first diffusion layer of one conductive type on the inner wall of the trench, which first diffusion layer includes the first type of impurity at a high density, and a second diffusion layer around the first diffusion layer, which second diffusion layer includes the second type of impurity; forming a capacitor insulating film on the storage node; and forming a plate electrode on the capacitor insulating film.
Claim 16
Dependent Claim 25 words
A method of fabricating a semiconductor device according to claim 1, wherein the first temperature is 900° C. and the second temperature is 1000° C.
Claim 17
Dependent Claim 25 words
A method of fabricating a semiconductor device according to claim 2, wherein the first temperature is 900° C. and the second temperature is 1000° C.
Claim 18
Dependent Claim 28 words
A method of fabricating a semiconductor device according to claim 1, wherein the reducing step includes a step of conducting thermal treatment in a gaseous atmosphere containing hydrogen.
Claim 19
Dependent Claim 30 words
A method of fabricating a semiconductor device according to claim 11, wherein the reducing step includes a step of conducting thermal treatment in a gaseous atmosphere containing 2-60% of hydrogen.
Claim 20
Dependent Claim 30 words
A method of fabricating a semiconductor device according to claim 11, wherein the reducing step includes a step of conducting thermal treatment in a gaseous atmosphere containing 5-20% of hydrogen.
Claim 21
Independent Claim 34 words
A method of fabricating a semiconductor device according to any one of claims 4 and 5, wherein the first type of impurity is arsenic (As) and the second type of impurity is boron (B).
Claim 22
Independent Claim 34 words
A method of fabricating a semiconductor device according to any one of claims 4 and 5, wherein the first type of impurity is antimony (Sb) and the second type of impurity is phosphorus (P).
Claim 23
Dependent Claim 30 words
A method of fabricating a semiconductor device according to claim 6, wherein the first type of impurity is arsenic (As) and the second type of impurity impurity is boron (B).
Claim 24
Dependent Claim 29 words
A method of fabricating a semiconductor device according to claim 6, wherein the first type of impurity is antimony (Sb) and the second type of impurity is phosphorus (P).

References Cited (Backward Citations)

US3614829A Cited
US3832247A Cited
JPS52154344A Cited
JPS56164537A Cited
US4433008A Cited
US4597824A Cited
US4549914A Cited
US4889492A Cited
US4755486A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-12-22 1996-06-22 1996-12-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-12-22 2000-06-22 2000-12-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-12-22 2004-06-22 2004-12-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag