Patent US4533400A successfully refreshed from Google Patents.
Patent US5157627A successfully refreshed from Google Patents.
US5157627A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for setting desired signal level on storage element
Assignee: Duet Technologies Inc
•
Filing: 1990-07-17
•
Granted: 1992-10-20
•
Expires: 2010-07-17
Abstract
Abstract A desired signal level is set at select storage elements of an integrated circuit without relying on signals applied to the primary input pins of the integrated circuit. Instead, a signal is applied through a test matrix to the input, output or internal line of a select storage element. With the drive of the applied signal being greater than the drive of the signals occurring at the select storage element of the integrated circuit, the applied signal level magnitude is forced upon the storage element. Once the drive of the applied signal is reduced relative to the drive of the storage element signals so as to be less than or equal to the drive of the storage element signals, the output level of the select storage element remains at the desired level. According to one embodiment, the power supply of the test electronics which generates the applied signal is of greater magnitude than the integrated circuit power supply at power up during the state-setting operation to achieve the greater relative drive. During a state-observing operation, the power supply voltage of the test electronics is approximately equal to the power supply voltage of the integrated circuit so as not to inadvertently change the output state of the select storage element.
Inventors
- 👤 Tushar R. Gheewala
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:17
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G11C29/00; G11C29/04; G11C29/08; G11C7/00; G11C7/20
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
212 words
A method for setting a desired logic state or observing a current logic state at a select storage element of an integrated circuit, the integrated circuit having an integral testing structure, the testing structure having a control/sense line and a means for coupling the control/sense line to a state-definable signal path of the select storage element, the state-definable signal path having a signal of a first drive during a state-observing operation, the method comprising the steps: applying a first state-defining signal to said control/sense line during a state-setting operation on said select storage element; coupling said control/sense line to said state-definable signal path so that a second state-defining signal is applied to the state-definable signal path, the second state-defining signal having a drive greater than said first drive to impose an unambiguous state on the select storage element while said control/sense line is coupled to said state-definable signal path; and modifying a drive of said coupling means after a state-defining operation to a distinct drive which is less than or equal to said first drive so that said coupling means does not alter the state of said select storage element during a state-observing operation on said select storage element in which said state-definable signal path is observed with said coupled control/sense line.
Claim 2
Independent Claim
212 words
A method for setting a desired logic state or observing a current logic state at a select storage element of an integrated circuit, the integrated circuit having an integral testing structure, the testing structure having a control/sense line and a means for coupling the control/sense line to a state-definable signal path of the select storage element, the state-definable signal path having a signal of a first drive during a state-observing operation, the method comprising the steps: applying a first state-defining signal to said control/sense line during a state-setting operation on said select storage element; coupling said control/sense line to said state-definable signal path so that a second state-defining signal is applied to the state-definable signal path, the second state-defining signal having a drive greater than said first drive to impose an unambiguous state on the select storage element while said control/sense line is coupled to said state-definable signal path; and modifying a drive of said coupling means after a state-defining operation to a distinct drive which is less than or equal to said first drive so that said coupling means does not alter the state of said select storage element during a state-observing operation on said select storage element in which said state-definable signal path is observed with said coupled control/sense line.
Claim 3
Dependent Claim
28 words
The method of claim 1 further comprising the step invoking power to said select storage element while the select storage element is exposed to said second state-defining signal.
Claim 4
Dependent Claim
20 words
The method of claim 1 in which the state-definable signal path comprises an output line of the select storage element.
Claim 5
Independent Claim
202 words
A method for setting a desired signal level at a storage element of an integrated circuit, for an integrated circuit having a matrix of probe lines and control/sense lines defining a testing structure for the integrated circuit, the integrated circuit having a switch at one or more probe-line and control/sense-line intersections, the logic on or off state of said switch defined by the state of the corresponding probe line, said switch during an on state conducting a signal on a corresponding control/sense line to a state-definable signal path of the storage element, the state-definable signal path of the storage element coupled to said switch, said storage element receiving a first-power-supply signal, said state-definable signal path having a signal of a first drive, the method comprising the steps: selecting said storage element by turning on a switch coupled to said select storage element; applying a state-defining signal to a control/sense line coupled to said switch, said state-defining signal being applied to said state-definable signal path while said switch is selected and said state-defining signal is applied to said control/sense line, said state-defining signal generated to have a drive greater than said first drive to impose an unambiguous state on the select storage element.
Claim 6
Independent Claim
202 words
A method for setting a desired signal level at a storage element of an integrated circuit, for an integrated circuit having a matrix of probe lines and control/sense lines defining a testing structure for the integrated circuit, the integrated circuit having a switch at one or more probe-line and control/sense-line intersections, the logic on or off state of said switch defined by the state of the corresponding probe line, said switch during an on state conducting a signal on a corresponding control/sense line to a state-definable signal path of the storage element, the state-definable signal path of the storage element coupled to said switch, said storage element receiving a first-power-supply signal, said state-definable signal path having a signal of a first drive, the method comprising the steps: selecting said storage element by turning on a switch coupled to said select storage element; applying a state-defining signal to a control/sense line coupled to said switch, said state-defining signal being applied to said state-definable signal path while said switch is selected and said state-defining signal is applied to said control/sense line, said state-defining signal generated to have a drive greater than said first drive to impose an unambiguous state on the select storage element.
Claim 7
Dependent Claim
32 words
The method of claim 4, in which said state-defining signal is generated to have a greater drive than said first drive by increasing the drive of said switch for a state-defining operation.
Claim 8
Dependent Claim
60 words
The method of claim 5 further comprising the step: decreasing the drive of said switch after a state-defining operation so that said switch coupled to said state-definable signal path does not alter the state of said select storage element during an observation of said select storage element in which said state-definable signal path is observed with said coupled control/sense line.
Claim 9
Dependent Claim
35 words
The method of claim 5 in which the drive of the switch is increased by increasing the drive of a second-power-supply signal which is applied to said switch, relative to that of said first-power-supply signal.
Claim 10
Dependent Claim
31 words
The method of claim 4 in which said state-defining signal is applied to said control/sense line without being coupled to said control/sense line through a primary pin of the integrated circuit.
Claim 11
Dependent Claim
27 words
The method of claim 4 further comprising the step invoking power to said select storage element while the select storage element is exposed to said state-defining signal.
Claim 12
Dependent Claim
20 words
The method of claim 4 in which the state-definable signal path comprises an output line of the select storage element.
Claim 13
Independent Claim
205 words
A method for setting a desired signal level at a select storage element of an integrated circuit, for an integrated circuit having a matrix of probe lines and control/sense lines defining a testing structure for the integrated circuit, the integrated circuit having a switch at one or more probe-line and control/sense-line intersections, the logic on or off state of said switch defined by the state of the corresponding probe line, said switch during an on state conducting a signal on a corresponding control/sense line to an output line of the select storage element, the output line of the select storage element coupled to said select switch, the method comprising the steps: turning on a said switch with a select signal supplied along a select probe line; applying a state-defining signal to a select control/sense line coupled to said switch, wherein said output line of said select storage element is exposed to said state-defining signal once said switch is turned on and said state-defining signal is applied to said select control/sense line; and invoking power for said select storage element while said select storage element is exposed to said state-defining signal, the state-defining signal thereby unambiguously determining the state of said select storage element output signal.
Claim 14
Independent Claim
205 words
A method for setting a desired signal level at a select storage element of an integrated circuit, for an integrated circuit having a matrix of probe lines and control/sense lines defining a testing structure for the integrated circuit, the integrated circuit having a switch at one or more probe-line and control/sense-line intersections, the logic on or off state of said switch defined by the state of the corresponding probe line, said switch during an on state conducting a signal on a corresponding control/sense line to an output line of the select storage element, the output line of the select storage element coupled to said select switch, the method comprising the steps: turning on a said switch with a select signal supplied along a select probe line; applying a state-defining signal to a select control/sense line coupled to said switch, wherein said output line of said select storage element is exposed to said state-defining signal once said switch is turned on and said state-defining signal is applied to said select control/sense line; and invoking power for said select storage element while said select storage element is exposed to said state-defining signal, the state-defining signal thereby unambiguously determining the state of said select storage element output signal.
Claim 15
Dependent Claim
65 words
The method of claim 11 in which said one or more select storage elements include CMOS components forming a high impedance signal path such that an output line of a respective select storage element remains in an established logic state after being exposed to said state-defining signal and after the state-defining signal is no longer applied, prior to applying power to said select storage element.
Claim 16
Independent Claim
165 words
An apparatus for setting a desired logic state at a select storage element of an integrated circuit, the select storage element receiving a first power supply signal, the apparatus comprising: means integral to said integrated circuit for selecting a storage element to receive a state-defining signal, said selecting means receiving a second power supply signal; means for generating said state-defining signal to be applied to said select storage element at a state-definable signal path of said storage element; wherein, during a state-defining operation, said generating means generates said state-defining signal to have a greater drive than a signal occurring at said state-definable signal path of said select storage element, so that said state-defining signal imposes an unambiguous state on the select storage element; and wherein, during a state-observing operation of said select storage element, said second power supply signal has equal or lesser drive than said first power supply signal so that said applying means does not alter the state of said select storage element.
Claim 17
Independent Claim
165 words
An apparatus for setting a desired logic state at a select storage element of an integrated circuit, the select storage element receiving a first power supply signal, the apparatus comprising: means integral to said integrated circuit for selecting a storage element to receive a state-defining signal, said selecting means receiving a second power supply signal; means for generating said state-defining signal to be applied to said select storage element at a state-definable signal path of said storage element; wherein, during a state-defining operation, said generating means generates said state-defining signal to have a greater drive than a signal occurring at said state-definable signal path of said select storage element, so that said state-defining signal imposes an unambiguous state on the select storage element; and wherein, during a state-observing operation of said select storage element, said second power supply signal has equal or lesser drive than said first power supply signal so that said applying means does not alter the state of said select storage element.
Claim 18
Dependent Claim
44 words
The apparatus of claim 13 in which the means for generating comprises means for applying said state-defining signal to said select storage element, said applying means having a lower output impedance than an impedance of the select storage element at said state-definable signal path.
Claim 19
Dependent Claim
50 words
The apparatus of claim 13 in which said generating means comprises: means for generating a state-defining signal for a logic high state to be applied to said select storage element; and means for generating a state-defining signal for a logic low state to be applied to said select storage element.
Claim 20
Dependent Claim
50 words
The apparatus of claim 13 in which said selection means comprises a probe line and a switch, the probe line and switch defining a portion of a testing structure for the integrated circuit, the logic on or off state of said switch determined by the state of the probe line.
Claim 21
Dependent Claim
38 words
The apparatus of claim 16 in which said generating means comprises a test signal generating means and a control/sense line coupling said test signal generating means to said switch, the output of said switch defining said state-defining signal.
Claim 22
Dependent Claim
19 words
The apparatus of claim 13 in which said state-definable path is an output line of said select storage element.
Claim 23
Dependent Claim
19 words
The apparatus of claim 13 in which said state-definable path is an internal line of said select storage element.
Claim 24
Independent Claim
237 words
A method for setting a desired logic state during a state-setting operation and for observing a current logic state during a state-observing operation at a select storage element of an integrated circuit, the integrated circuit having an integral testing structure, the testing structure having a control/sense line and a means for coupling the control/sense line to a state-definable signal path of the select storage element, the state-definable signal path having a signal of a first drive during a state-observing operation, the method comprising the steps: applying a first state-defining signal to said control/sense line during a state-setting operation on said select storage element; coupling said control/sense line to said state-definable signal path so that a second state-defining signal is applied to the state-definable signal path, the second state-defining signal having a drive greater than said first drive to impose an unambiguous state on the select storage element while said control/sense line is coupled to said state-definable signal path; modifying a drive of said coupling means after a state-defining operation to a distinct drive which is less than or equal to said first drive so that said coupling means does not alter the state of said select storage element during a state-observing operation on said select storage element in which said state-definable signal path is observed with said coupled control/sense line; and monitoring, during a state-observing operation, said control/sense line to observe the state of said state-definable path.
Claim 25
Independent Claim
237 words
A method for setting a desired logic state during a state-setting operation and for observing a current logic state during a state-observing operation at a select storage element of an integrated circuit, the integrated circuit having an integral testing structure, the testing structure having a control/sense line and a means for coupling the control/sense line to a state-definable signal path of the select storage element, the state-definable signal path having a signal of a first drive during a state-observing operation, the method comprising the steps: applying a first state-defining signal to said control/sense line during a state-setting operation on said select storage element; coupling said control/sense line to said state-definable signal path so that a second state-defining signal is applied to the state-definable signal path, the second state-defining signal having a drive greater than said first drive to impose an unambiguous state on the select storage element while said control/sense line is coupled to said state-definable signal path; modifying a drive of said coupling means after a state-defining operation to a distinct drive which is less than or equal to said first drive so that said coupling means does not alter the state of said select storage element during a state-observing operation on said select storage element in which said state-definable signal path is observed with said coupled control/sense line; and monitoring, during a state-observing operation, said control/sense line to observe the state of said state-definable path.
Claim 26
Dependent Claim
20 words
The method of claim 20 in which the state-definable signal path comprises an output line of the select storage element.
Claim 27
Dependent Claim
22 words
The method of claim 20 in which the drive of the state-defining signal is defined by the drive of the coupling means.
Claim 28
Dependent Claim
31 words
The method of claim 20 in which said state-defining signal is applied to said control/sense line without being coupled to said control/sense line through a primary pin of the integrated circuit.
Claim 29
Dependent Claim
27 words
The method of claim 20 further comprising the step invoking power to said select storage element while the select storage element is exposed to said state-defining signal.
References Cited (Backward Citations)
US3761675A
Cited
US3795859A
Cited
US3806891A
Cited
US4293919A
Cited
US4517672A
Cited
US4513418A
Cited
US4613970A
Cited
EP0223714A2
Cited
US4749947A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-20 | 1996-04-20 | 1996-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-20 | 2000-04-20 | 2000-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-20 | 2004-04-20 | 2004-10-20 | $7700.00 | Window Closed / Lapsed |