Mos dynamic semiconductor memory cell

Claim 2

A semiconductor memory comprising: a bit line and a word line; a substrate potential line; a memory cell including a capacitor element, and a MOS transistor having a drain, a source, a gate, and a back gate, one of said drain and said source being connected to said capacitor element, the other of said drain and said source being connected to said bit line, said gate being connected to said word line, and said back gate being connected to said substrate potential line; and a potential switching device, connected to said substrate potential line, for selectively switching a potential of said back gate of said MOS transistor.

Claim 3

A memory according to claim 1, wherein said potential switching device controls the potential of said back gate of said MOS transistor at every predetermined period of time so that said MOS transistor becomes an enhancement type or a depletion type which can prevent a threshold voltage loss.

Claim 4

A memory according to claim 1, wherein said MOS transistor comprises first and second impurity layers of a first conductivity type formed in a surface of a well region of a second conductivity type which is formed in a semicodncutor substrate of the first conductivity type, a gate insulating film formed on said well region and underlying said gate, and said capacitor element comprises a third impurity layer of the first conductivity type for electric charge storage, formed in said well region so as to be in contact with one of said first impurity layer and second impurity layer of said MOS transistor, a capacitor electrode located above said third impurity layer, and a capacitor insulating film interposed between said capacitor electrode and said third impurity layer.

Claim 5

A memory according to claim 1, wherein said MOS transistor comprises first and second impurity layers of a first conductivity type formed in a semiconductor region of a second conductivity type, said semiconductor region being formed in an insulating layer formed on an insulating substrate, and a gate insulating film formed on said semiconductor region, said gate being formed on said gate insulating film; and wherein said capacitor element comprises a capacitor insulating film formed on a portion of one of said first and second impurity layer, and a capacitor electrode formed on said capacitor insulating film, wherein said portion of one of said first and second impurity layers is used for storing an electric charge.

Claim 6

A memory according to claim 1, wherein said potential switching device is controlled by timing pulses for selecting said word line.

Claim 7

A memory according to claim 2 wherein said potential switching device is controlled by timing pulses for selecting said word line.

Claim 8

A memory according to claim 3, wherein said potential switching device is controlled by timing pulses for selecting said word line.

Claim 9

A memory according to claim 4, wherein said potential switching device is controlled by timing pulses for selecting said word line.

Claim 10

A memory according to claim 1, wherein said MOS transistor comprises first and second impurity layers of a first conductivity type formed in a semiconductor region of a second conductivity type, said semiconductor region being formed in an insulating layer formed on an insulating substrate, and a gate insulating film formed on said semiconductor region, said gate being formed on said gate insulating film; and wherein said capacitor element comprises a capacitor insulating film formed on a portion of one of said first and second impurity layers, and a capacitor electrode formed on said capacitor insulating film, wherein said portion of one of said first and second impurity layers is used for storing an electric charge, and a third impurity layer of the first conductivity type is formed in a surface of said insulating substrate in a position corresponding to said semiconductor region.

Claim 11

A semiconductor memory comprising: a bit line and a word line; a substrate potential line; a memory cell including a capacitor element, and a MOS transistor having a drain, a source, a gate, and a back gate, one of said drain and said source being connected to said capacitor element, the other of said drain and said source being connected to said bit line, said gate being connected to said word line, and said back gate being connected to said substrate potential line; and a potential switching device, connected to said substrate potential line, for selectively switching a potential of said back gate of said MOS transistor at predetermined periods of time so that said MOS transistors becomes one of an enhancement type and a depletion type which can prevent threshold voltage loss.

Claim 12

A semiconductor memory comprising: a bit line and a word line; a substrate potential line; a memory cell including a capacitor element, and a MOS transistor having a drain, a source, a gate, and a back gate, one of said drain and said source being connected to said capacitor element, the other of said drain and said source being connected to said bit line, said gate being connected to said word line, and said back gate being connected to said substrate potential line; and a potential switching device, connected to said substrate potential line, for selectively switching a potential of said back gate of said MOS transistor at predetermined periods of time so that said MOS transistors becomes one of an enhancement type and a depletion type which can prevent threshold voltage loss.

Claim 13

A semiconductor memory comprising: a bit line and a word line; a substrate potential line; a memory cell including a capacitor element, and a MOS transistor having a drain, a source, a gate, and a back gate, one of said drain and said source being connected to said capacitor element, the other of said drain and said source being connected to said bit line, said gate being connected to said word line, and said back gate being connected to said substrate potential line; and a potential switching device, connected to said substrate potential line, for selectively switching a potential of said back gate of said MOS transistor at predetermined periods of time so that said MOS transistor becomes one of an enhancement type and a depletion type which can prevent threshold voltage loss, said potential switching device being controlled by timing pulses for selecting said word line.

Claim 14

A semiconductor memory comprising: a bit line and a word line; a substrate potential line; a memory cell including a capacitor element, and a MOS transistor having a drain, a source, a gate, and a back gate, one of said drain and said source being connected to said capacitor element, the other of said drain and said source being connected to said bit line, said gate being connected to said word line, and said back gate being connected to said substrate potential line; and a potential switching device, connected to said substrate potential line, for selectively switching a potential of said back gate of said MOS transistor at predetermined periods of time so that said MOS transistor becomes one of an enhancement type and a depletion type which can prevent threshold voltage loss, said potential switching device being controlled by timing pulses for selecting said word line.