US4296340A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Initializing circuit for MOS integrated circuits
Assignee: Intel Corp
•
Filing: 1979-08-27
•
Granted: 1981-10-20
•
Expires: 1999-08-27
Abstract
Abstract An initializing circuit and protection circuit for MOS integrated circuits which employ substrate biasing are disclosed. In one embodiment, a weak depletion mode transistor is coupled between a line in the integrated circuit and ground. The gate of this transistor receives the substrate biasing potential. Since this transistor is enabled without power applied to the circuit, when the circuit is powered-up, this transistor effectively shorts-out the line and prevents the transmission of stray signals. When the substrate biasing potential is reached, the transistor is disabled and effectively removed from the circuit. Once this occurs, normal transmissions on the line are possible.
Inventors
- 👤 Douglas F. Horan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 16:37
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/023; H03K17/00; H03K17/22; H03K17/223; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356008
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
124 words
In an MOS integrated circuit employing a substrate biasing potential, a protection circuit for initially preventing the transmission of signals on a line in said integrated circuit when power is applied to said integrated circuit, comprising: a transistor coupled to said line for preventing said transmission of said signals when said transistor is enabled, the gate of said transistor being coupled to receive said substrate biasing potential; the threshold voltage of said transistor being selected such that said transistor is enabled in the absence of said substrate biasing potential and said transistor is disabled when said substrate biasing potential reaches a predetermined level; whereby prior to and during the period when said integrated circuit is initially powered, said signals are prevented from being transmitted.
Claim 2
Dependent Claim
124 words
In an MOS integrated circuit employing a substrate biasing potential, a protection circuit for initially preventing the transmission of signals on a line in said integrated circuit when power is applied to said integrated circuit, comprising: a transistor coupled to said line for preventing said transmission of said signals when said transistor is enabled, the gate of said transistor being coupled to receive said substrate biasing potential; the threshold voltage of said transistor being selected such that said transistor is enabled in the absence of said substrate biasing potential and said transistor is disabled when said substrate biasing potential reaches a predetermined level; whereby prior to and during the period when said integrated circuit is initially powered, said signals are prevented from being transmitted.
Claim 3
Dependent Claim
15 words
The protection circuit defined by claim 1 wherein said transistor is a depletion mode transistor.
Claim 4
Dependent Claim
18 words
The protection circuit defined by claim 2 wherein said transistor is coupled between said line and ground potential.
Claim 5
Dependent Claim
121 words
In an MOS integrated circuit employing an onchip substrate biasing generator which provides a substrate biasing potential, a protection circuit for preventing the transmission of signals on a line in said integrated circuit when said integrated circuit is initially powered, comprising: a depletion mode transistor coupled to said line for preventing said transmission of said signals when said transistor is enabled, the gate of said transistor being coupled to receive said substrate biasing potential; the threshold voltage of said transistor being selected such that said transistor is disabled by said substrate biasing potential when said potential reaches a predetermined level; whereby prior to and during the period when said integrated circuit is initially powered, said signals are prevented from being transmitted.
Claim 6
Dependent Claim
121 words
In an MOS integrated circuit employing an onchip substrate biasing generator which provides a substrate biasing potential, a protection circuit for preventing the transmission of signals on a line in said integrated circuit when said integrated circuit is initially powered, comprising: a depletion mode transistor coupled to said line for preventing said transmission of said signals when said transistor is enabled, the gate of said transistor being coupled to receive said substrate biasing potential; the threshold voltage of said transistor being selected such that said transistor is disabled by said substrate biasing potential when said potential reaches a predetermined level; whereby prior to and during the period when said integrated circuit is initially powered, said signals are prevented from being transmitted.
Claim 7
Dependent Claim
18 words
The protection circuit defined by claim 4 wherein said transistor is coupled between said line and ground potential.
Claim 8
Dependent Claim
133 words
In an MOS integrated circuit employing an onchip substrate biasing generator which provides a substrate biasing potential, a protection circuit for preventing the transmission of signals on a line in said integrated circuit when said integrated circuit is initially powered, comprising: a depletion mode transistor having its drain terminal coupled to said line and its source terminal coupled to ground potential, said transistor for providing a path to ground for said signals when said transistor is enabled, the gate of said transistor being coupled to receive said substrate biasing potential; the threshold voltage of said transistor being such that said transistor is disabled by said substrate biasing potential when said potential reaches a predetermined level; whereby during the period when said integrated circuit is initially powered, said signals are prevented from being transmitted.
Claim 9
Dependent Claim
133 words
In an MOS integrated circuit employing an onchip substrate biasing generator which provides a substrate biasing potential, a protection circuit for preventing the transmission of signals on a line in said integrated circuit when said integrated circuit is initially powered, comprising: a depletion mode transistor having its drain terminal coupled to said line and its source terminal coupled to ground potential, said transistor for providing a path to ground for said signals when said transistor is enabled, the gate of said transistor being coupled to receive said substrate biasing potential; the threshold voltage of said transistor being such that said transistor is disabled by said substrate biasing potential when said potential reaches a predetermined level; whereby during the period when said integrated circuit is initially powered, said signals are prevented from being transmitted.
Claim 10
Dependent Claim
153 words
In an MOS integrated circuit employing a substrate biasing generator for providing a substrate biasing potential, an initializing circuit for providing an initializing signal once said substrate biasing potential has reached a predetermined level comprising: a pair of cross-coupled field-effect transistors; a pair of resistance means for providing loads for said cross-coupled field-effect transistors, one of said resistance means coupled to the drain terminals of one of said cross-coupled transistors and the other of said resistance means coupled to the drain terminal of the other of said cross-coupled transistors; a depletion mode transistor coupled between the source terminal of one of said cross-coupled transistors and ground potential, the gate of said depletion mode transistor being coupled to receive said substrate biasing potential; said initializing signal being provided from one of said resistance means; whereby when said substrate biasing potential reaches said predetermined potential, said depletion mode transistor is disabled, providing said initializing signal.
Claim 11
Dependent Claim
153 words
In an MOS integrated circuit employing a substrate biasing generator for providing a substrate biasing potential, an initializing circuit for providing an initializing signal once said substrate biasing potential has reached a predetermined level comprising: a pair of cross-coupled field-effect transistors; a pair of resistance means for providing loads for said cross-coupled field-effect transistors, one of said resistance means coupled to the drain terminals of one of said cross-coupled transistors and the other of said resistance means coupled to the drain terminal of the other of said cross-coupled transistors; a depletion mode transistor coupled between the source terminal of one of said cross-coupled transistors and ground potential, the gate of said depletion mode transistor being coupled to receive said substrate biasing potential; said initializing signal being provided from one of said resistance means; whereby when said substrate biasing potential reaches said predetermined potential, said depletion mode transistor is disabled, providing said initializing signal.
Claim 12
Dependent Claim
20 words
The initializing circuit defined by claim 7 wherein at least one of said resistance means is a depletion mode transistor.
Claim 13
Dependent Claim
32 words
The initializing circuit defined by claim 7 wherein the threshold voltage of said depletion mode transistor is such that said transistor is disabled when said substrate biasing potential reaches a predetermined level.
Claim 14
Dependent Claim
13 words
The initializing circuit defined by claim 9 wherein said transistors are n-channel devices.
References Cited (Backward Citations)
US3753011A
Cited
US3895239A
Cited
US3983420A
Cited
US3950654A
Cited
US4085458A
Cited
US4013902A
Cited
US4103187A
Cited
US4210829A
Cited
US4208595A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-10-19 | 1985-04-20 | 1985-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-10-19 | 1989-04-20 | 1989-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-10-19 | 1993-04-20 | 1993-10-20 | $7700.00 | Window Closed / Lapsed |