US4013902A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Initial reset signal generator and low voltage detector
Assignee: Honeywell Inc
•
Filing: 1975-08-06
•
Granted: 1977-03-22
•
Expires: 1995-08-06
Abstract
Abstract A circuit for generating an initial reset signal for a custom design CMOS digital system and for providing a diagnostic low voltage detect signal when the power supply voltage drops below a predetermined level. The circuit is fabricated with CMOS technology in conjunction with two external resistors and a diode.
Inventors
- 👤 Robert L. Payne
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:46
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/165; G01R19/16504; G01R19/16519; H; H03; H03K; H03K17/00; H03K17/22; H03K17/223; H03K21/00; H03K21/38
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
280 words
An apparatus for generating a power up initial reset signal, said apparatus comprising: first and second input terminals for connection to a source of electric potential; a first current path between said first and second input terminals formed by a first resistor connected between said first input terminal and a first junction node and a first MOS field effect transistor of a first channel polarity having its drain connected to said first junction node and having its source connected through a first diode to said second input terminal; a second current path between said first and second input terminals formed by a second resistor connected between said second input terminal and a second junction node and a second MOS field effect transistor of a second channel polarity having its drain connected to said second junction node and having its source connected through a second diode to said first input terminal; means connecting the gate of said first field effect transistor to said second junction node; means connecting the gate of said second field effect transistor to said first junction node; and a third MOS field effect transistor of a first channel polarity having its drain connected to said first junction node, its source connected to said second input terminal, and its gate connected through an impedance to said first input terminal, whereby upon application of a voltage signal between said first and second input terminals, the voltage appearing at said second node in said second current path is first near the potential of said second input terminal, but upon conduction of said third field effect transistor is switched so as to be near the potential of said first input terminal.
Claim 2
Independent Claim
280 words
An apparatus for generating a power up initial reset signal, said apparatus comprising: first and second input terminals for connection to a source of electric potential; a first current path between said first and second input terminals formed by a first resistor connected between said first input terminal and a first junction node and a first MOS field effect transistor of a first channel polarity having its drain connected to said first junction node and having its source connected through a first diode to said second input terminal; a second current path between said first and second input terminals formed by a second resistor connected between said second input terminal and a second junction node and a second MOS field effect transistor of a second channel polarity having its drain connected to said second junction node and having its source connected through a second diode to said first input terminal; means connecting the gate of said first field effect transistor to said second junction node; means connecting the gate of said second field effect transistor to said first junction node; and a third MOS field effect transistor of a first channel polarity having its drain connected to said first junction node, its source connected to said second input terminal, and its gate connected through an impedance to said first input terminal, whereby upon application of a voltage signal between said first and second input terminals, the voltage appearing at said second node in said second current path is first near the potential of said second input terminal, but upon conduction of said third field effect transistor is switched so as to be near the potential of said first input terminal.
Claim 3
Dependent Claim
28 words
Apparatus according to claim 1, wherein said first and third transistors are N-channel MOS field effect transistors and said second transistor is a P-channel MOS field effect transistor.
Claim 4
Dependent Claim
39 words
Apparatus according to claim 1 wherein a buffer is provided having its input connected to said second junction node to provide at its output a reset signal which is a function of the voltage at said second junction node.
Claim 5
Dependent Claim
80 words
Apparatus according to claim 3 wherein said first resistor is a P-channel MOS field effect transistor having its source connected to said first input terminal, its drain connected to said first junction node, and its gate connected to said second input terminal and wherein said second resistor is an N-channel MOS field effect transistor having its source connected to said second input terminal, its drain connected to said second junction node, and its gate connected to said first input terminal.
Claim 6
Dependent Claim
11 words
Apparatus according to claim 3 wherein said buffer is an inverter.
Claim 7
Dependent Claim
154 words
Apparatus according to claim 1 having the additional feature of providing low voltage detection, said additional feature comprising: a third resistor connected between said first input terminal and a low voltage detection output terminal; and a fourth MOS field effect transistor of a first channel polarity having its drain connected to said low voltage detection output terminal, its source connected to said second input terminal, and its gate connected, through a voltage divider, to said first input terminal, whereby under normal operating conditions while the power supply voltage applied between said first and second input terminals is of sufficient amplitude, the potential at said low voltage detection output terminal will be approximately equal to the potential of said second input terminal, while upon decrease of said power supply voltage below a predetermined level, the potential at said low voltage detection output terminal will be approximately equal to the potential of said first input terminal.
Claim 8
Dependent Claim
46 words
Apparatus according to claim 6 wherein said third resistor is a MOS transistor of a second channel polarity having its source connected to said first input terminal, its drain connected to said low voltage detection output terminal and its gate connected to said second input terminal.
References Cited (Backward Citations)
US3416008A
Cited
US3401319A
Cited
US3504196A
Cited
US3582677A
Cited
US3749944A
Cited
US3753011A
Cited
US3895240A
Cited
US3892985A
Cited
US3895239A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-03-21 | 1980-09-20 | 1981-03-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-03-21 | 1984-09-20 | 1985-03-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-03-21 | 1988-09-20 | 1989-03-22 | $7700.00 | Window Closed / Lapsed |