US4208595A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Substrate generator
Assignee: International Business Machines Corp
•
Filing: 1978-10-24
•
Granted: 1980-06-17
•
Expires: 1998-10-24
Abstract
Abstract An FET substrate voltage generator circuit is disclosed for converting a single power supply and ground potential to a negative potential having an absolute value whose magnitude is greater than the power supply potential and applying that potential to the substrate of an integrated circuit upon which it is formed. The circuit dissipates less power per unit of current supplied by the circuit and occupies less space than do prior art circuits. The circuit applies the principle of voltage doubling to a first capacitor to achieve the desired voltage magnitude across a second capacitor and then applies the principle of a.c. coupling to that second capacitor connected through an impedance to the first capacitor, to achieve the desired polarity inversion for the substrate voltage to be generated. This circuit provides the current generating capacity necessary to drive the substrate to a negative voltage and sink the required current so as to maintain the substrate at an adequate negative bias.
Inventors
- 👤 Leo A. Gladstein
- 👤 Robert D. Love
- 👤 Larry C. Martin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 10:19
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07; G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/205; B; B65; B65G; B65G2209/00; B65G2209/04
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
342 words
In an integrated circuit on a semiconductor substrate, a substrate voltage generator connected between a power supply voltage and the ground voltage, comprising: a first impedance device connected between said power supply voltage and a first node; a first FET device connected between said first node and said ground voltage, having a gate connected to a first periodic voltage pulse; a second FET device connected between said power supply voltage and a second node, having a gate connected to said first periodic voltage pulse; a first capacitor connected between said first and second nodes; said first and second FET devices and said first capacitor operating in response to said first periodic voltage pulse to produce a high voltage at said second node having a magnitude which is approximately twice the difference between said power supply voltage and said ground voltage; a second impedance device connected between said second node and a third node; a third FET device connected between said third node and said ground voltage, having a gate connected to a second periodic voltage pulse which rises to an on-state voltage after said first periodic voltage pulse falls to an off-state voltage; a first uni-directional current conducting means connected between a fourth node and said ground voltage, poled to conduct current to said ground voltage; a second capacitor having a capacitance less than said first capacitor's capacitance, connected between said third and fourth nodes; said first uni-directional current conducting means discharging said second capacitor when said third node rises in voltage in response to said voltage at said second node; a second uni-directional current conducting means connected between said fourth node and said substrate, poled to conduct current out of said substrate; said second uni-directional current conducting means conducting current from said substrate in response to a reduction in voltage at said fourth node in response to said second periodic voltage pulse turning on said third FET device; whereby a negative substrate voltage is produced having an absolute value greater in magnitude than is the magnitude of said power supply voltage.
Claim 2
Dependent Claim
342 words
In an integrated circuit on a semiconductor substrate, a substrate voltage generator connected between a power supply voltage and the ground voltage, comprising: a first impedance device connected between said power supply voltage and a first node; a first FET device connected between said first node and said ground voltage, having a gate connected to a first periodic voltage pulse; a second FET device connected between said power supply voltage and a second node, having a gate connected to said first periodic voltage pulse; a first capacitor connected between said first and second nodes; said first and second FET devices and said first capacitor operating in response to said first periodic voltage pulse to produce a high voltage at said second node having a magnitude which is approximately twice the difference between said power supply voltage and said ground voltage; a second impedance device connected between said second node and a third node; a third FET device connected between said third node and said ground voltage, having a gate connected to a second periodic voltage pulse which rises to an on-state voltage after said first periodic voltage pulse falls to an off-state voltage; a first uni-directional current conducting means connected between a fourth node and said ground voltage, poled to conduct current to said ground voltage; a second capacitor having a capacitance less than said first capacitor's capacitance, connected between said third and fourth nodes; said first uni-directional current conducting means discharging said second capacitor when said third node rises in voltage in response to said voltage at said second node; a second uni-directional current conducting means connected between said fourth node and said substrate, poled to conduct current out of said substrate; said second uni-directional current conducting means conducting current from said substrate in response to a reduction in voltage at said fourth node in response to said second periodic voltage pulse turning on said third FET device; whereby a negative substrate voltage is produced having an absolute value greater in magnitude than is the magnitude of said power supply voltage.
Claim 3
Dependent Claim
41 words
The circuit of claim 1, wherein said first impedance device is an FET having a gate connected to a third periodic voltage pulse whose voltage rises to an on-state voltage after said second periodic voltage pulse rises to an on-state voltage.
Claim 4
Dependent Claim
19 words
The circuit of claim 2, wherein said FET serving as said first impedance device is a depletion mode FET.
Claim 5
Dependent Claim
16 words
The circuit of claim 3, wherein said second FET device is a depletion mode FET device.
Claim 6
Dependent Claim
24 words
The circuit of claim 4, wherein said second impedance device is a depletion mode FET device having its gate connected to said third node.
Claim 7
Dependent Claim
26 words
The circuit of claim 5, wherein said first uni-directional current conducting means is an enhancement mode FET device having its gate connected to said fourth node.
Claim 8
Dependent Claim
17 words
The circuit of claim 6, wherein said second uni-directional current conducting means is a P-N junction diode.
Claim 9
Dependent Claim
16 words
The circuit of claim 1, wherein said second FET device is a depletion mode FET device.
Claim 10
Dependent Claim
31 words
The circuit of claim 8, wherein said second FET device goes into a non-conducting state when said first voltage pulse is low and said second node attains said relatively high voltage.
Claim 11
Dependent Claim
24 words
The circuit of claim 1, wherein said second impedance device is a depletion mode FET device having its gate connected to said third node.
Claim 12
Dependent Claim
26 words
The circuit of claim 1, wherein said first uni-directional current conducting means is an enhancement mode FET device having its gate connected to said fourth node.
Claim 13
Dependent Claim
17 words
The circuit of claim 1, wherein said second uni-directional current conducting means is a P-N junction diode.
References Cited (Backward Citations)
US3609414A
Cited
US3790812A
Cited
US3794862A
Cited
US3806741A
Cited
US4016476A
Cited
UST954006I4
Cited
US3956714A
Cited
US4123671A
Cited
US4049980A
Cited
US4115710A
Cited
US4142114A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-06-17 | 1983-12-17 | 1984-06-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-06-17 | 1987-12-17 | 1988-06-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-06-17 | 1991-12-17 | 1992-06-17 | $7700.00 | Window Closed / Lapsed |