Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
95 words
A transistor comprising a silicon substrate, at least one layer of semi-insulating 3-5 group material and several doped layers of 3-5 group semiconductor material through which is defined at least one conducting channel equipped with a gate metallization, each channel being situated between two access regions known alternately as source and drain, each with a metallization, one of the two regions of access to a channel being electrically and thermally connected to the silicon substrate, between the silicon substrate and the semi-insulating layer of 3-5 group material, at least one buffer layer of intrinsic silicon.
Claim 2
Dependent Claim
95 words
A transistor comprising a silicon substrate, at least one layer of semi-insulating 3-5 group material and several doped layers of 3-5 group semiconductor material through which is defined at least one conducting channel equipped with a gate metallization, each channel being situated between two access regions known alternately as source and drain, each with a metallization, one of the two regions of access to a channel being electrically and thermally connected to the silicon substrate, between the silicon substrate and the semi-insulating layer of 3-5 group material, at least one buffer layer of intrinsic silicon.
Claim 3
Dependent Claim
18 words
The transistor according to claim 1, wherein the buffer layer of silicon is at least 10 μm thick.
Claim 4
Dependent Claim
19 words
The transistor according to claim 2, wherein the layer of semi-insulating 3-5 group material is about 4 μm thick.
Claim 5
Dependent Claim
21 words
The transistor according to claim 1, wherein the substrate is selected from the group consisting of N+ and P+ doped silicon.
Claim 6
Dependent Claim
54 words
The transistor according to claim 1, wherein the connection between one of the access regions and the silicon substrate is formed by a metal core which crosses the layers of 3-5 group semiconductor material and intrinsic silicon and makes an ohmic contact on the substrate at the interface with the layer of intrinsic silicon.
Claim 7
Dependent Claim
38 words
The transistor according to claim 1, wherein the 3-5 group semiconductor materials are selected from the group consisting of binary compositions of Ga, As, Al, In and P, and ternary compositions of Ga, As, Al, In and P.
Claim 8
Dependent Claim
96 words
A transistor having 3-5 group semiconductor material on silicon comprising a silicon substrate, at least one layer of semi-insulating 3-5 group material and several doped layers of 3-5 group semiconductor material with at least one conducting channel having a gate metallization, each channel being situated between source and drain regions, each source and drain region, with a metallization, one of said source and drain regions being electrically and thermally connected to the silicon substrate and having between the silicon substrate and the semi-insulating layer of 3-5 group material, at least one buffer layer of intrinsic silicon.
Claim 9
Dependent Claim
96 words
A transistor having 3-5 group semiconductor material on silicon comprising a silicon substrate, at least one layer of semi-insulating 3-5 group material and several doped layers of 3-5 group semiconductor material with at least one conducting channel having a gate metallization, each channel being situated between source and drain regions, each source and drain region, with a metallization, one of said source and drain regions being electrically and thermally connected to the silicon substrate and having between the silicon substrate and the semi-insulating layer of 3-5 group material, at least one buffer layer of intrinsic silicon.