← Back to Patent Explorer
US5016065A Expired / Lapsed US ⏱️ 0.0 years remaining

Compound semiconductor substrate with InGaP layer

Assignee: Sharp Corp
•
Filing: 1989-11-02
•
Granted: 1991-05-14
•
Expires: 2009-11-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a compound semiconductor substrate having a III-V group compound semiconductor layer on a IV group substrate, which has substantially no residual stress and few crystalline defects. The substrate is formed from (a) a IV group substrate, (b) a first III-V group compound semiconductor layer formed on the substrate, (c) a second compound semiconductor layer having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer, formed on said first semiconductor layer, and (d) a third III-IV group compound semiconductor layer similar to the first semiconductor layer, formed on said second semiconductor layer.

Inventors

  • 👤 Akinori Seki
  • 👤 Fumihiro Knoushi
  • 👤 Jun Kudo
  • 👤 Masayoshi Koba

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 05:55
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/20; H10P14/34; H10P14/3402; H10P14/3414; H10P14/3418; H10P14/24; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/32; H10P14/3202; H10P14/3214; H10P14/3218; H10P14/3242; H10P14/3244; H10P14/3248; H10P14/3251; H10P14/3252; H10P14/3421

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 96 words
A compound semiconductor substrate comprising: (a) a Si substrate; (b) a first semiconductor layer of InP formed on the substrate, (c) a second semiconductor layer of In x Ga 1-x P (0<x<1) having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer, formed on said first semiconductor layer, and (d) a third semiconductor layer of InP formed on said second semiconductor layer.
Claim 2
Dependent Claim 96 words
A compound semiconductor substrate comprising: (a) a Si substrate; (b) a first semiconductor layer of InP formed on the substrate, (c) a second semiconductor layer of In x Ga 1-x P (0<x<1) having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer, formed on said first semiconductor layer, and (d) a third semiconductor layer of InP formed on said second semiconductor layer.
Claim 3
Dependent Claim 28 words
The compound semiconductor substrate according to claim 1, wherein an intermediate layer of GaAs is disposed between said substrate of Si and said first semiconductor layer of InP.
Claim 4
Dependent Claim 125 words
A compound semiconductor substrate comprising: (a) a Si substrate; (b) a first semiconductor layer of InP formed on the substrate, p1 (c) a second semiconductor layer, formed on said first semiconductor layer, which is composed of at least two layers, one of which is a layer of In x Ga 1-x P (0<x<1) and the other of which is a layer of InP, said second semiconductor layer having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer and (d) a third semiconductor layer of InP formed on said second semiconductor layer.
Claim 5
Dependent Claim 125 words
A compound semiconductor substrate comprising: (a) a Si substrate; (b) a first semiconductor layer of InP formed on the substrate, p1 (c) a second semiconductor layer, formed on said first semiconductor layer, which is composed of at least two layers, one of which is a layer of In x Ga 1-x P (0<x<1) and the other of which is a layer of InP, said second semiconductor layer having such a lattice constant as to produce a stress in a direction opposite to the stress which occurs during the time of forming said first semiconductor layer due to a difference of thermal expansion coefficient between said substrate and said first semiconductor layer and (d) a third semiconductor layer of InP formed on said second semiconductor layer.
Claim 6
Dependent Claim 28 words
The compound semiconductor substrate according to claim 3, wherein an intermediate layer of GaAs is disposed between said substrate of Si and said first semiconductor layer of InP.
Claim 7
Dependent Claim 32 words
The compound semiconductor substrate according to claim 3, wherein said second semiconductor layer comprises a super lattice layer of (InP/In x Ga 1-x P) n , wherein 0<x<1 and n=2 to 40.
Claim 8
Dependent Claim 31 words
The compound semiconductor substrate according to claim 4, wherein said second semiconductor layer comprises a super lattice layer of (InP/In x Ga 1-x P) n wherein 0<x<1 and n=2 to 40.

References Cited (Backward Citations)

US4928154A Cited
JPS62238618A Cited
EP0291346A2 Cited
JPS6453407A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-05-13 1994-11-12 1995-05-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-05-13 1998-11-12 1999-05-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-05-13 2002-11-12 2003-05-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag