Patent US5115502A successfully refreshed from Google Patents.
US5115502A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for determining internal status of a processor using simulation guided by acquired data
Assignee: Techsearch LLC
•
Filing: 1988-09-19
•
Granted: 1992-05-19
•
Expires: 2008-09-19
Abstract
Abstract A method and apparatus for determining the internal state of a processor without disturbing the operational environment of the processor employs a two phase process. In the first phase, external signals produced by the processor in the execution of a known program are monitored and recorded for subsequent analysis. In the second phase, the recorded information is analyzed in the light of the known characteristic of the processor, the program it was executing, and the signals recorded during the first phase. The internal state of the processor is thereby determined after the execution of each instruction. In addition, provisions are made for the specification of breakpoints, and the examination of simulated status of the processor on the occurrence of the breakpoints.
Inventors
- 👤 James L. Tallman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:10
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3636; G06F11/30; G06F11/34; G06F11/3466; G06F11/22; G06F11/25
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
124 words
Apparatus for determining conditions internal to a processor from information descriptive of the processor and from activities of the processor during the execution of a known set of instructions comprising: means coupled to the processor for monitoring and recording the activities of the processor during the execution of the known set of instructions; and means responsive to the information descriptive of the processor and to the recorded activities of the processor during the execution of the known set of instructions for simulating conditions internal to the processor during the execution of the known set of instructions by a re-execution of the program guided by the recorded activities to determine the conditions internal to the processor at each setup of the known set of instructions.
Claim 2
Dependent Claim
124 words
Apparatus for determining conditions internal to a processor from information descriptive of the processor and from activities of the processor during the execution of a known set of instructions comprising: means coupled to the processor for monitoring and recording the activities of the processor during the execution of the known set of instructions; and means responsive to the information descriptive of the processor and to the recorded activities of the processor during the execution of the known set of instructions for simulating conditions internal to the processor during the execution of the known set of instructions by a re-execution of the program guided by the recorded activities to determine the conditions internal to the processor at each setup of the known set of instructions.
Claim 3
Dependent Claim
45 words
Apparatus as recited in claim 1 further comprising: re-execution of the known program guided by the recorded address, data and control signals and by the information descriptive of the processor to determine the conditions internal to the processor at each step of the known program.
Claim 4
Dependent Claim
52 words
Apparatus as recited in claim 1, further comprising: selection means responsive to information from an operator, for defining a plurality of status conditions; control means responsive to said simulation means and said selection means for determining the occurrence of a simulated status according to one of the plurality of defined status conditions.
Claim 5
Independent Claim
117 words
A method for determining a status of a processor from information descriptive of the processor and from externally available address, data and control signals produced during an original execution of a program by the processor, comprising the steps of: monitoring the externally available address, data and control signals produced during the original execution of the program by the processor; recording the externally available address, data and control signals produced during the original execution of the program by the processor; and, simulating the status of the processor during the original execution of the program by a re-execution of the program guided by the recorded externally available address, data and control signals and the information descriptive of the processor.
Claim 6
Independent Claim
117 words
A method for determining a status of a processor from information descriptive of the processor and from externally available address, data and control signals produced during an original execution of a program by the processor, comprising the steps of: monitoring the externally available address, data and control signals produced during the original execution of the program by the processor; recording the externally available address, data and control signals produced during the original execution of the program by the processor; and, simulating the status of the processor during the original execution of the program by a re-execution of the program guided by the recorded externally available address, data and control signals and the information descriptive of the processor.
Claim 7
Dependent Claim
44 words
A method as recited in claim 4 further comprising the steps of: defining a specific internal condition; and determining the occurrence of a simulated internal condition equivalent to the specific internal condition and for displaying the conditions internal to the processor at that point.
Claim 8
Dependent Claim
50 words
A method as recited in claim 4 further comprising the steps of: defining a set of specific internal conditions; and determining the occurrence of a simulated internal condition equivalent to one of the set of specific internal conditions and for displaying the conditions internal to the processor at that point.
References Cited (Backward Citations)
US3644936A
Cited
US3707725A
Cited
US3763474A
Cited
US3937938A
Cited
US4080650A
Cited
US4275441A
Cited
US4293950A
Cited
US4429368A
Cited
US4312066A
Cited
US4482953A
Cited
US4470893A
Cited
US4521849A
Cited
US4503536A
Cited
US4520440A
Cited
US4636940A
Cited
US4581738A
Cited
US4542505A
Cited
US4635193A
Cited
US4813009A
Cited
US4674089A
Cited
US4748556A
Cited
US4763288A
Cited
US4796258A
Cited
US4802165A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-05-19 | 1995-11-18 | 1996-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-05-19 | 1999-11-18 | 2000-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-05-19 | 2003-11-18 | 2004-05-19 | $7700.00 | Window Closed / Lapsed |