Patent US5097310A successfully refreshed from Google Patents.
US5097310A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Complementary semiconductor device having improved device isolating region
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-09-19
•
Granted: 1992-03-17
•
Expires: 2009-09-19
Abstract
Abstract A complementary semiconductor device having an improved capability of isolating devices comprises a P well 3 and an N well 2 both formed adjacent to each other on a main surface of a substrate 1, an N type impurity layer formed in the P well 8 on the main surface of the substrate, a P type impurity layer formed in the N well 9 on the main surface of the substrate, an N type region formed at the junction of the N well and the P well 71 on the main surface of the substrate, a first shield electrode 52 formed between the N type impurity layer 8 and the N type region 71 on the main surface of the substrate through an insulating film and a second shield electrode 51 formed between the N type region 71 and the P type impurity layer 9 on the main surface of the substrate through an insulating film. The first shield electrode 52 is connected to a potential V SS and the second shield electrode 51 and the N type region 71 are connected to a potential V CC , so that an N channel MOS transistor 101 comprising the first shield electrode 52 does not turn on and a device comprising the second shield electrode does not form a field effect transistor.
Inventors
- 👤 Takahisa Eimori
- 👤 Wataru Wakamiya
- 👤 Hiroji Ozaki
- 👤 Yoshinori Tanaka
- 👤 Shinichi Satoh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:57
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
263 words
A complementary semiconductor device comprising a first region of a first conductivity type formed on a main surface of a substrate of said first conductivity type and a second region of a second conductivity type different from said first conductivity type formed adjacent to, and electrically isolated from, said first region, said complementary semiconductor device comprising: a third region of the second conductivity type formed in said first region; a fourth region of the first conductivity type formed in said second region; first conduction controlling means formed on said first region for preventing conduction between said second region and said third region; and second conduction controlling means formed on said second region for preventing conduction between said first region and said fourth region; a fifth region of conductivity formed at the junction between said first region and said second region on the main surface of said substrate, wherein said first conduction controlling means comprises a field effect transistor comprising said third region, said fifth region and a first conductive layer formed at the region between said third region and said fifth region on the main surface of said substrate through an insulating film, said first conductive layer is connected to a first potential; and said second conduction controlling means comprises said fifth region, said fourth region and a second conductive layer formed at the region between said fifth region and said fourth region on the main surface of said substrate through an insulating film, said fifth region and said second conductive layer are connected to a second potential different from said first potential.
Claim 2
Dependent Claim
263 words
A complementary semiconductor device comprising a first region of a first conductivity type formed on a main surface of a substrate of said first conductivity type and a second region of a second conductivity type different from said first conductivity type formed adjacent to, and electrically isolated from, said first region, said complementary semiconductor device comprising: a third region of the second conductivity type formed in said first region; a fourth region of the first conductivity type formed in said second region; first conduction controlling means formed on said first region for preventing conduction between said second region and said third region; and second conduction controlling means formed on said second region for preventing conduction between said first region and said fourth region; a fifth region of conductivity formed at the junction between said first region and said second region on the main surface of said substrate, wherein said first conduction controlling means comprises a field effect transistor comprising said third region, said fifth region and a first conductive layer formed at the region between said third region and said fifth region on the main surface of said substrate through an insulating film, said first conductive layer is connected to a first potential; and said second conduction controlling means comprises said fifth region, said fourth region and a second conductive layer formed at the region between said fifth region and said fourth region on the main surface of said substrate through an insulating film, said fifth region and said second conductive layer are connected to a second potential different from said first potential.
Claim 3
Dependent Claim
21 words
A complementary semiconductor device in accordance with claim 1, wherein said first conductive layer and said second conductive layer comprise polysilicon.
Claim 4
Dependent Claim
204 words
A complementary semiconductor device comprising a first region of a first conductivity type formed on a main surface of a substrate of said first conductivity type and a second region of a second conductivity type different from said first conductivity type formed adjacent to, and electrically isolated from, said first region, said complementary semiconductor device comprising: a third region of the second conductivity type formed in said first region; a fourth region of the first conductivity type formed in said second region; first conduction controlling means formed on said first region for preventing conduction between said second region and said third region; and second conduction controlling means formed on said second region for preventing conduction between said first region and said further region; third conduction controlling means formed at the region between said first region of the first conductivity type and said second region of second conductivity type on the main surface of said substrate; a fifth region of the first conductivity type formed between said third region and said second region on the main surface of said substrate; and a sixth region of the second conductivity type formed between said first region and said fourth region on the main surface of said substrate.
Claim 5
Dependent Claim
204 words
A complementary semiconductor device comprising a first region of a first conductivity type formed on a main surface of a substrate of said first conductivity type and a second region of a second conductivity type different from said first conductivity type formed adjacent to, and electrically isolated from, said first region, said complementary semiconductor device comprising: a third region of the second conductivity type formed in said first region; a fourth region of the first conductivity type formed in said second region; first conduction controlling means formed on said first region for preventing conduction between said second region and said third region; and second conduction controlling means formed on said second region for preventing conduction between said first region and said further region; third conduction controlling means formed at the region between said first region of the first conductivity type and said second region of second conductivity type on the main surface of said substrate; a fifth region of the first conductivity type formed between said third region and said second region on the main surface of said substrate; and a sixth region of the second conductivity type formed between said first region and said fourth region on the main surface of said substrate.
Claim 6
Dependent Claim
143 words
A complementary semiconductor device in accordance with claim 3, wherein said first conduction controlling means comprises said third region, said fifth region and a first conductive layer formed at the region between said third region and said fifth region on the main surface of said substrate through an insulating film, said second conduction controlling means comprises said sixth region, said fourth region and a second conductive layer formed at the region between said sixth region and said fourth region on the main surface of said substrate through an insulating film, and said third conduction controlling means comprises said fifth region, said sixth region and a fifth conductive layer formed at the region between said fifth region and said sixth region on the main surface of said substrate through an insulating film, an intervening insulating material separating said fifth conductive layer from said substrate.
Claim 7
Dependent Claim
24 words
A complementary semiconductor device in accordance with claim 4, wherein said first, second and third conduction controlling means each comprise a field effect device.
Claim 8
Dependent Claim
24 words
A complementary semiconductor device in accordance with claim 5, wherein said first, second and third conduction controlling means each comprise a field effect device.
Claim 9
Dependent Claim
55 words
A complementary semiconductor device in accordance with claim 6, wherein said first conductive layer is connected to a first potential, said second conductive layer is connected to a second potential different from said first potential, said fifth conductive layer is connected to the first potential and said sixth region is connected to the second potential.
Claim 10
Dependent Claim
55 words
A complementary semiconductor device in accordance with claim 6, wherein said first conductive layer is connected to a first potential, said second conductive layer is connected to a second potential different from said first potential, said fifth conductive layer is connected to the second potential and said sixth region is connected to the second potential.
Claim 11
Dependent Claim
278 words
A complementary semiconductor device comprising a first region of a first conductivity type formed on a main surface of a substrate of said first conductivity type and a second region of a second conductivity type different from said first conductivity type formed adjacent to, and electrically isolated from, said first region, said complementary semiconductor device comprising: a third region of the second conductivity type formed in said first region; a fourth region of the first conductivity type formed in said second region; first conduction controlling means formed on said first region for preventing conduction between said second region and said third region; and second conduction controlling means formed on said second region for preventing conduction between said first region and said fourth region; a fifth region of the first conductivity type formed at the junction between said first region and said second region on the main surface of said substrate; wherein said second conduction controlling means comprises a field effect transistor comprising the fifth region, said fourth region and a first conductive layer formed at the region between said fifth region and said fourth region on the main surface of said substrate through an insulating film, said second conductive layer is connected to a first potential; said first conduction controlling means comprises said fifth region, said third region and a second conductive layer formed at the region between said fifth region and said third region on the main surface of said substrate through an insulating film, said first conductive layer is connected to a second potential different from said first potential, and said fifth region is connected to a third potential different from said first and second potentials.
Claim 12
Dependent Claim
278 words
A complementary semiconductor device comprising a first region of a first conductivity type formed on a main surface of a substrate of said first conductivity type and a second region of a second conductivity type different from said first conductivity type formed adjacent to, and electrically isolated from, said first region, said complementary semiconductor device comprising: a third region of the second conductivity type formed in said first region; a fourth region of the first conductivity type formed in said second region; first conduction controlling means formed on said first region for preventing conduction between said second region and said third region; and second conduction controlling means formed on said second region for preventing conduction between said first region and said fourth region; a fifth region of the first conductivity type formed at the junction between said first region and said second region on the main surface of said substrate; wherein said second conduction controlling means comprises a field effect transistor comprising the fifth region, said fourth region and a first conductive layer formed at the region between said fifth region and said fourth region on the main surface of said substrate through an insulating film, said second conductive layer is connected to a first potential; said first conduction controlling means comprises said fifth region, said third region and a second conductive layer formed at the region between said fifth region and said third region on the main surface of said substrate through an insulating film, said first conductive layer is connected to a second potential different from said first potential, and said fifth region is connected to a third potential different from said first and second potentials.
Claim 13
Dependent Claim
21 words
A complementary semiconductor device in accordance with claim 9, wherein said first conductive layer and said second conductive layer comprise polysilicon.
References Cited (Backward Citations)
US4684971A
Cited
US4689653A
Cited
US4633292A
Cited
JPS6010662A
Cited
US4519126A
Cited
JPS60160651A
Cited
JPS60186057A
Cited
JPS60223154A
Cited
US4599792A
Cited
US4577391A
Cited
US4646124A
Cited
JPS61105862A
Cited
US4758984A
Cited
US4829359A
Cited
US4907058A
Cited
US4771014A
Cited
US4942448A
Cited
US4957874A
Cited
US4864379A
Cited
JPH0286163A
Cited
US4876213A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-17 | 1995-09-16 | 1996-03-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-17 | 1999-09-16 | 2000-03-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-17 | 2003-09-16 | 2004-03-17 | $7700.00 | Window Closed / Lapsed |