Patent US5077529A successfully refreshed from Google Patents.
US5077529A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wide bandwidth digital phase locked loop with reduced low frequency intrinsic jitter
Assignee: Level One Communications Inc
•
Filing: 1989-07-19
•
Granted: 1991-12-31
•
Expires: 2009-07-19
Abstract
Abstract A device (16) for reducing the intrinsic low frequency jitter within a Digital Phase lock loop (17). A Digital Phase lock loop high speed clock signal (4) is produced by a multistage oscillator (5), producing a plurality of identical frequency signals, each differing in phase. An adjust signal (18) generated by the Digital Phase lock loop output clock signal (3) causes an adjacent phase angle to be selected as the high speed clock signal (4), thereby reducing the period of the clock signal (4) and, in effect, accelerating the high speed clock signal (4). The current state of the selected phase and the appropriate selection of adjacent phase is monitored by a ten stage shift register (20-29), the presence of a "high bit" within a particular shift register block causing selection of the individual phase (6-15) which serves as the input to that particular shift register stage. An error correction circuit (40) detects the presence of more or less than a single high bit within the shift register stages (20- 29).
Inventors
- 👤 Sajol C. Ghoshal
- 👤 Daniel L. Ray
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 07:06
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/062; H04J3/0626; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/085; H03L7/099; H03L7/0991; H03L7/16; H03L7/18; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0331; H04L7/0337
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
237 words
A data recovery apparatus, comprising: (a) a phase lock loop for receiving an input signal having a frequency F, and a clock signal having a frequency F c , and for generating an output signal having a frequency F o that tracks and locks to the input signal, wherein the phase lock loop divides the clock signal by a variable N to provide the output signal; (b) oscillator means for generating the clock signal, the oscillator means comprising means for generating a plurality W of phase output signals, each phase output signal having a different phase at the frequency F c such that between adjacent phase output signals there is a time offset D=1/(W*F c )=1/(W*N*F i ); and (c) phase selection means, responsive to the output signal from the phase lock loop, for selecting among the phase output signals and for providing the selected phase output signal as the clock signal, wherein the phase selection means selects a next phase output signal of the oscillator means whenever a mark is received on the input signal, so that the output signal is offset from the input signal by a maximum 1/(N*W) unit intervals before being corrected by the phase lock loop, thereby providing a jitter on the output signal having a high frequency component characterized by a frequency equal to F i /W, and a low frequency component characterized by an amplitude equal to 1/(N*W) unit intervals.
Claim 2
Dependent Claim
237 words
A data recovery apparatus, comprising: (a) a phase lock loop for receiving an input signal having a frequency F, and a clock signal having a frequency F c , and for generating an output signal having a frequency F o that tracks and locks to the input signal, wherein the phase lock loop divides the clock signal by a variable N to provide the output signal; (b) oscillator means for generating the clock signal, the oscillator means comprising means for generating a plurality W of phase output signals, each phase output signal having a different phase at the frequency F c such that between adjacent phase output signals there is a time offset D=1/(W*F c )=1/(W*N*F i ); and (c) phase selection means, responsive to the output signal from the phase lock loop, for selecting among the phase output signals and for providing the selected phase output signal as the clock signal, wherein the phase selection means selects a next phase output signal of the oscillator means whenever a mark is received on the input signal, so that the output signal is offset from the input signal by a maximum 1/(N*W) unit intervals before being corrected by the phase lock loop, thereby providing a jitter on the output signal having a high frequency component characterized by a frequency equal to F i /W, and a low frequency component characterized by an amplitude equal to 1/(N*W) unit intervals.
Claim 3
Dependent Claim
50 words
The apparatus of claim 1, wherein the phase look loop further comprises a phase detector for comparing the input signal and the output signal and for generating an error signal in response to any difference between the input signal frequency F i and the output signal frequency F o .
Claim 4
Dependent Claim
20 words
The apparatus of claim 1, wherein each phase output signal is phase offset from adjacent phase output signals by 350°/W.
Claim 5
Dependent Claim
67 words
The apparatus of claim 1, wherein the phase selection means comprises: (1) a shift register having a plurality of stages, wherein each stage output signal represents a respective phase output signal; and (2) means for cycling a high bit through the shift register, wherein the presence of the high bit in a particular stage of the shift register causes the selection of the respective phase output signal.
Claim 6
Dependent Claim
33 words
The apparatus of claim 4, wherein the means for cycling comprises means for shifting the high bit by one stage in the shift register when a mark is received on the input signal.
Claim 7
Dependent Claim
33 words
The apparatus of claim 4, further comprising reset means for monitoring the stages of the shift register and resetting the shift register when more or less than one high bit is detected therein.
Claim 8
Independent Claim
209 words
A method for reducing jitter in a phase lock loop, comprising the steps of: (a) receiving an input signal having a frequency F i and a clock signal having a frequency F c , and generating an output signal having a frequency F o that tracks and locks to the input signal, wherein the clock signal is divided by a variable N to provide the output signal; (b) generating a plurality W of phase output signals, each phase output signal having a different phase at the frequency F c such that between adjacent phase output signals there is a time offset D=1/(W*F c )=1/(W*N*F i ); and (c) selecting among the phase output signals in response to the output signal and providing the selected phase output signal as the clock signal, wherein a next phase output signal is selected whenever a mark is received on the input signal, so that the output signal is offset from the input signal by a maximum 1/(N*W) unit intervals before being corrected by the phase lock loop, thereby providing a jitter on the output signal having a high frequency component characterized by a frequency equal to F i /W, and a low frequency component characterized by an amplitude equal to 1/(N*W) unit intervals.
Claim 9
Independent Claim
209 words
A method for reducing jitter in a phase lock loop, comprising the steps of: (a) receiving an input signal having a frequency F i and a clock signal having a frequency F c , and generating an output signal having a frequency F o that tracks and locks to the input signal, wherein the clock signal is divided by a variable N to provide the output signal; (b) generating a plurality W of phase output signals, each phase output signal having a different phase at the frequency F c such that between adjacent phase output signals there is a time offset D=1/(W*F c )=1/(W*N*F i ); and (c) selecting among the phase output signals in response to the output signal and providing the selected phase output signal as the clock signal, wherein a next phase output signal is selected whenever a mark is received on the input signal, so that the output signal is offset from the input signal by a maximum 1/(N*W) unit intervals before being corrected by the phase lock loop, thereby providing a jitter on the output signal having a high frequency component characterized by a frequency equal to F i /W, and a low frequency component characterized by an amplitude equal to 1/(N*W) unit intervals.
Claim 10
Dependent Claim
40 words
The method of claim 7, further comprising comparing the input signal and the output signal, and generating an error signal in response to any difference between the input signal frequency F i and the output signal frequency F o .
Claim 11
Dependent Claim
20 words
The method of claim 7, wherein each phase output signal is phase offset from adjacent phase output signals by 360°/W.
Claim 12
Dependent Claim
59 words
The method of claim 7, wherein the selecting step comprises cycling a high bit through a shift register having a plurality of stages, wherein each stage output signal represents a respective phase output signal, so that the presence of the high bit in a particular stage of the shift register causes the selection of the respective phase output signal.
Claim 13
Dependent Claim
30 words
The method of claim 10, wherein the cycling step comprises shifting the high bit by one stage in the shift register when a mark is received on the input signal.
Claim 14
Dependent Claim
30 words
The method of claim 10, further comprising monitoring the stages of the shift register and resetting the shift register when more or less than one high bit is detected therein.
References Cited (Backward Citations)
US3516007A
Cited
US3731219A
Cited
US3931585A
Cited
US4129748A
Cited
US4091335A
Cited
US4270183A
Cited
US4303837A
Cited
US4242639A
Cited
US4360788A
Cited
US4565976A
Cited
US4539531A
Cited
US4584695A
Cited
US4633488A
Cited
US4667168A
Cited
US4706040A
Cited
US4712224A
Cited
US4712223A
Cited
US4733197A
Cited
US4805198A
Cited
US4941156A
Cited
US4771251A
Cited
US4860288A
Cited
US4955040A
Cited
US4855683A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-30 | 1995-07-01 | 1995-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-30 | 1999-07-01 | 1999-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-30 | 2003-07-01 | 2003-12-31 | $7700.00 | Window Closed / Lapsed |