Patent US5060370A successfully refreshed from Google Patents.
US5060370A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Modification method for etched printed circuit boards
Assignee: Individual
•
Filing: 1990-10-15
•
Granted: 1991-10-29
•
Expires: 2010-10-15
Abstract
Abstract A method of improving or modifying a fabricated circuit board having a circuit pattern of board traces etched thereon. First and second locations on the printed circuit board are identified for electrical connection of the two locations for the purpose of modifying the circuit board. A path is then selected from the first location to the second location generally without crossing of etched board traces. A metallic panel is provided and metal is removed from the panel to form a plurality of lay-flat traces in a configuration to match the selected path. Preferably, the lay-flat traces are plated with copper and then tin or solder. An overcoating of an insulating material, such as photo-imageable solder mask, is then applied. One of the lay-flat traces can then be removed from the panel and installed on the board to follow the selected path from the first location to the second location. Annular pads at the opposed ends of the lay-flat trace are soldered to the two locations. The plating of copper and solder may be applied after the application of the insulative overcoating. The method provides a low-visibility, easy-to-install interconnection without jeoparadizing the performance of the printed circuit board.
Inventors
- 👤 James W. Scales, Jr.
- 👤 Walter L. Marks
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 17:51
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4685; H05K3/22; H05K3/225; H05K1/00; H05K1/02; H05K1/11; H05K1/115; H05K1/116; H05K2201/00; H05K2201/10; H05K2201/10227; H05K2201/1028; H05K2201/10613; H05K2201/10621; H05K2201/10689; H05K2201/10742; H05K2201/10886; H05K2201/10924; H05K2203/00; H05K2203/17; H05K2203/173; H05K3/02; H05K3/06; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3452; H05K3/40; H05K3/4007; H05K3/4015; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49718; Y10T29/49732; Y10T29/49742
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
146 words
A method of electrically connecting first and second locations on a printed circuit board having a circuit pattern of conductive traces fabricated thereon comprising: identifying first and second locations on a printed circuit board for electrical connection of said location, selecting a path having at least one turn for placement of a board trace in contact with said printed circuit board from said first location to said second location, fabricating a plurality of substantially identical, lay-flat traces in a frame means for supporting said lay-flat traces such that said lay-flat traces area each configured to follow said selected path, removing one of said lay-flat traces from said frame means, and laying said removed lay-flat trace along said selected path in parallel relation to said printed circuit board and bonding opposed ends of said lay-flat trace to said first and second locations to maintain said parallel relation.
Claim 2
Independent Claim
146 words
A method of electrically connecting first and second locations on a printed circuit board having a circuit pattern of conductive traces fabricated thereon comprising: identifying first and second locations on a printed circuit board for electrical connection of said location, selecting a path having at least one turn for placement of a board trace in contact with said printed circuit board from said first location to said second location, fabricating a plurality of substantially identical, lay-flat traces in a frame means for supporting said lay-flat traces such that said lay-flat traces area each configured to follow said selected path, removing one of said lay-flat traces from said frame means, and laying said removed lay-flat trace along said selected path in parallel relation to said printed circuit board and bonding opposed ends of said lay-flat trace to said first and second locations to maintain said parallel relation.
Claim 3
Dependent Claim
62 words
The method of claim 1 wherein said step of fabricating lay-flat traces includes use of one of a chemical milling technique and a stamping technique on a panel of metal to form said lay-flat traces in said panel, said panel acting as said frame means, said step of fabricating further including leaving lands to extend from said lay-flat traces to said panel.
Claim 4
Dependent Claim
66 words
The method of claim 1 wherein said step of fabricating lay-flat traces includes use of photo tooling to etch said lay-flat traces in said frame means, and wherein said method further comprises use of photo tooling to provide selective coating of said lay-flat traces with an electrically insulating material, said lay-flat traces remaining exposed at said opposed ends for said bonding to first and second locations.
Claim 5
Dependent Claim
25 words
The method of claim 1 wherein said step of fabricating said lay-flat traces includes providing annular pads at opposed ends of longitudinally extending conductive traces.
Claim 6
Dependent Claim
42 words
The method of claim 2 wherein said panel is made of a first metal, said step of fabricating further including plating said lay-flat traces with a second metal after said use of one of said chemical milling technique and said stamping technique.
Claim 7
Dependent Claim
27 words
The method of claim 1 wherein said step of fabricating is implemented to provide board traces similar in appearance to conductive traces on said printed circuit board.
Claim 8
Dependent Claim
40 words
The method of claim 1 wherein said step of fabricating includes providing a plurality of turns to each of said lay-flat traces, said removed lay-flat trace having a raised end for attachment above the surface of said printed circuit board.
Claim 9
Independent Claim
141 words
A method of electrically connecting first and second locations on a substrate having a plurality of substrate traces fabricated thereon comprising: selecting a path on said substrate from said first location to said second location, fabricating a plurality of low-profile meandering conductive traces by removing a pattern of metal from a metallic panel, said removing of metal being in a pattern to configure said plurality of meandering conductive traces so that each conductive trace is adapted to track said selected path, attaching pads to the opposed ends of said meandering conductive traces, flatly placing one of said meandering conductive traces on said substrate to follow said selected path, and bonding said pads of said one meandering conductive trace to said first and second locations in a manner to provide lay-flat positioning of said one meandering conductive trace along said selected path.
Claim 10
Independent Claim
141 words
A method of electrically connecting first and second locations on a substrate having a plurality of substrate traces fabricated thereon comprising: selecting a path on said substrate from said first location to said second location, fabricating a plurality of low-profile meandering conductive traces by removing a pattern of metal from a metallic panel, said removing of metal being in a pattern to configure said plurality of meandering conductive traces so that each conductive trace is adapted to track said selected path, attaching pads to the opposed ends of said meandering conductive traces, flatly placing one of said meandering conductive traces on said substrate to follow said selected path, and bonding said pads of said one meandering conductive trace to said first and second locations in a manner to provide lay-flat positioning of said one meandering conductive trace along said selected path.
Claim 11
Dependent Claim
48 words
The method of claim 8 wherein said step of fabricating said meandering conductive traces includes removing said metal in a pattern to leave lands extending from said meandering conductive traces to said metallic panel, said metallic panel thereby acting as a support frame for said meandering conductive traces.
Claim 12
Dependent Claim
29 words
The method of claim 9 wherein said step of attaching pads is a step performed while said meandering conductive traces are attached to said metallic panel by said lands.
Claim 13
Dependent Claim
21 words
The method of claim 8 wherein said step of fabricating said meandering conductive traces includes applying a coating of insulating material.
Claim 14
Dependent Claim
22 words
The method of claim 8 wherein said step of placing said one meandering conductive trace includes bonding said trace to said substrate.
Claim 15
Dependent Claim
31 words
The method of claim 11 wherein said step of fabricating said meandering conductive traces further includes coating said conductive traces with a metallic material prior to said application of insulating material.
Claim 16
Dependent Claim
27 words
The method of claim 8 wherein said step of fabricating said meandering conductive traces is carried out to provide conductive traces similar to the board substrate traces.
Claim 17
Independent Claim
134 words
A method of electrically modifying a printed circuit by connecting first and second locations on a printed circuit board having a plurality of board traces fabricated thereon comprising: selecting a path on said printed circuit board to avoid crossing of said board traces from said first location to said second location, forming a plurality of low-profile, substantially identical conductive traces supported in a metallic panel by lands extending between said panel and said conductive traces, said conductive traces being configured to track said selected path and to include circular pads at opposed ends, disconnecting one of said conductive traces from said panel, and Bonding said pads of said one conductive trace to said first and second locations such that said one conductive trace lays flat against said printed circuit board along said selected path.
Claim 18
Independent Claim
134 words
A method of electrically modifying a printed circuit by connecting first and second locations on a printed circuit board having a plurality of board traces fabricated thereon comprising: selecting a path on said printed circuit board to avoid crossing of said board traces from said first location to said second location, forming a plurality of low-profile, substantially identical conductive traces supported in a metallic panel by lands extending between said panel and said conductive traces, said conductive traces being configured to track said selected path and to include circular pads at opposed ends, disconnecting one of said conductive traces from said panel, and Bonding said pads of said one conductive trace to said first and second locations such that said one conductive trace lays flat against said printed circuit board along said selected path.
Claim 19
Dependent Claim
27 words
The method of claim 15 wherein said step of forming said conductive traces includes removing metal from said panel to define said conductive traces and said lands.
Claim 20
Dependent Claim
23 words
The method of claim 16 wherein said step of forming said conductive traces further includes attaching said pads after said removing of metal.
Claim 21
Dependent Claim
24 words
The method of claim 15 wherein said step of bonding said pads is performed by soldering said pads to said first and second locations.
Claim 22
Dependent Claim
20 words
The method of claim 16 wherein said step of forming said conductive traces includes use of a chemical milling technique.
Claim 23
Dependent Claim
19 words
The method of claim 15 wherein said step of forming said conductive traces includes providing at least one turn.
References Cited (Backward Citations)
US4000054A
Cited
US3762040A
Cited
US4178678A
Cited
US4179322A
Cited
US4200975A
Cited
US4255613A
Cited
US4259367A
Cited
US4438561A
Cited
US4601915A
Cited
US4803544A
Cited
US4806106A
Cited
US4918264A
Cited
US4908938A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-28 | 1995-04-29 | 1995-10-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-28 | 1999-04-29 | 1999-10-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-28 | 2003-04-29 | 2003-10-29 | $7700.00 | Window Closed / Lapsed |