Patent US5045487A successfully refreshed from Google Patents.
US5045487A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for producing a thin film field-effect transistor
Assignee: Fujitsu Ltd
•
Filing: 1989-09-18
•
Granted: 1991-09-03
•
Expires: 2009-09-18
Abstract
Abstract A thin film transistor including a glass substrate and a gate electrode which is formed on the glass substrate. Source and drain electrodes are also provided. An insulating film covers at least the gate electrode and an amorphous semiconductor layer is formed on the insulating film. The semicondcutor layer includes a first portion having the source electrode formed thereon, a second portion having the drain electrode formed thereon, and a third portion formed between the first and second portions and located above the gate electrode, having a thin thickness which allows photolithographic light to permeate therethrough.
Inventors
- 👤 Toshirou Kodama
- 👤 Satoru Kawai
- 👤 Yasuhiro Nasu
- 👤 Nobuyoshi Takagi
- 👤 Shintaro Yanagisawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:36
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0316; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6732; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6746; H10P; H10P76/00; H10P76/20; H10P76/204; H10P76/2041; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/948; Y10S438/949
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
140 words
A process for producing a thin film transistor having a glass substrate, comprising the steps of: (a) forming a gate electrode on the glass substrate; (b) forming an insulating film on at least the gate electrode; (c) forming an amorphous semiconductor layer having a thickness which allows photolithographic light to permeate therethrough; (d) forming a positive photoresist film on the amorphous semiconductor layer; (e) selectively exposing the photoresist film from underneath the glass substrate so that it remains only above the gate electrode; (f) depositing source and drain electrode material on the remaining photoresist film and on portions of the amorphous semiconductor layer not covered by the remaining photoresist film; and (g) selectively removing the electrode material which is deposited on the remaining photoresist film, thereby forming source and drain electrodes separated from each other by a gap formed therebetween.
Claim 2
Dependent Claim
140 words
A process for producing a thin film transistor having a glass substrate, comprising the steps of: (a) forming a gate electrode on the glass substrate; (b) forming an insulating film on at least the gate electrode; (c) forming an amorphous semiconductor layer having a thickness which allows photolithographic light to permeate therethrough; (d) forming a positive photoresist film on the amorphous semiconductor layer; (e) selectively exposing the photoresist film from underneath the glass substrate so that it remains only above the gate electrode; (f) depositing source and drain electrode material on the remaining photoresist film and on portions of the amorphous semiconductor layer not covered by the remaining photoresist film; and (g) selectively removing the electrode material which is deposited on the remaining photoresist film, thereby forming source and drain electrodes separated from each other by a gap formed therebetween.
Claim 3
Dependent Claim
30 words
A process according to claim 1, wherein said steps (b) and (c) comprise consecutively forming the insulating film and the amorphous semiconductor layer by means of a plasma CVD process.
Claim 4
Dependent Claim
21 words
A process according to claim 1, wherein the plasma CVD process includes the step of maintaining a predetermined degree of vacuum.
Claim 5
Dependent Claim
160 words
A process for producing a thin film transistor having a glass substrate, comprising the steps of: (a) forming a gate electrode on the glass substrate; (b) forming an insulating film which covers at least the gate electrode; (c) forming an amorphous semiconductor layer on the insulating layer, having a thickness which allows photolithographic light to permeate therethrough; (d) forming a passivation film on the amorphous semiconductor layer, the amorphous semiconductor layer and the passivation film being consecutively formed; (e) forming a positive photoresist on the passivation film; (f) selectively exposing the photoresist film from underneath the glass substrate so that it remains only above the gate electrode; (g) selectively removing the passivation film by using the remaining photoresist film as a mask; (h) depositing source and drain electrode material on the remaining photoresist film and on portions of the passivation film; and (i) selectively removing the electrode material deposited on the remaining photoresist film, thereby forming source and drain electrodes.
Claim 6
Dependent Claim
160 words
A process for producing a thin film transistor having a glass substrate, comprising the steps of: (a) forming a gate electrode on the glass substrate; (b) forming an insulating film which covers at least the gate electrode; (c) forming an amorphous semiconductor layer on the insulating layer, having a thickness which allows photolithographic light to permeate therethrough; (d) forming a passivation film on the amorphous semiconductor layer, the amorphous semiconductor layer and the passivation film being consecutively formed; (e) forming a positive photoresist on the passivation film; (f) selectively exposing the photoresist film from underneath the glass substrate so that it remains only above the gate electrode; (g) selectively removing the passivation film by using the remaining photoresist film as a mask; (h) depositing source and drain electrode material on the remaining photoresist film and on portions of the passivation film; and (i) selectively removing the electrode material deposited on the remaining photoresist film, thereby forming source and drain electrodes.
Claim 7
Dependent Claim
32 words
A process for producing a thin film transistor according to claim 4, wherein said step (c) comprises forming the amorphous semiconductor layer to a thickness of from 50 Å to 1000 Å.
Claim 8
Dependent Claim
184 words
A process or producing a thin film transistor having a glass substrate, comprising the steps of: (a) forming a gate electrode on the glass substrate; (b) forming an insulating film which covers at least the gate electrode; (c) forming an amorphous semiconductor layer on the insulating film, having a thickness which allows photolithographic light to permeate therethrough; (d) forming a positive photoresist film on the amorphous semiconductor layer; (e) selectively exposing the photoresist film from underneath the glass substrate so that it remains only above the gate electrode; (f) forming a doped amorphous semiconductor layer, at a temperature of from 100° C. to 150° C., on the remaining photoresist film and portions of the amorphous semiconductor layer; (g) depositing source and drain electrode material on the doped amorphous semiconductor layer; (h) selectively removing the source and drain electrode material deposited on the remaining photoresist film, thereby forming source and drain electrodes which are separated from each other by a gap therebetween; and (i) activating an impurity contained in the doped amorphous semiconductor layer by applying a temperature of from 250° C. to 350° C.
Claim 9
Dependent Claim
184 words
A process or producing a thin film transistor having a glass substrate, comprising the steps of: (a) forming a gate electrode on the glass substrate; (b) forming an insulating film which covers at least the gate electrode; (c) forming an amorphous semiconductor layer on the insulating film, having a thickness which allows photolithographic light to permeate therethrough; (d) forming a positive photoresist film on the amorphous semiconductor layer; (e) selectively exposing the photoresist film from underneath the glass substrate so that it remains only above the gate electrode; (f) forming a doped amorphous semiconductor layer, at a temperature of from 100° C. to 150° C., on the remaining photoresist film and portions of the amorphous semiconductor layer; (g) depositing source and drain electrode material on the doped amorphous semiconductor layer; (h) selectively removing the source and drain electrode material deposited on the remaining photoresist film, thereby forming source and drain electrodes which are separated from each other by a gap therebetween; and (i) activating an impurity contained in the doped amorphous semiconductor layer by applying a temperature of from 250° C. to 350° C.
Claim 10
Dependent Claim
27 words
A process for producing a thin film transistor according to claim 6, wherein said step (f) comprises forming the doped amorphous semiconductor layer having a N-type impurity.
Claim 11
Dependent Claim
28 words
A process for producing a thin film transistor according to claim 6, wherein said step (a) comprises forming the gate electrode to a thickness of approximately 0.1 μm.
Claim 12
Dependent Claim
28 words
A process for producing a thin film transistor according to claim 6, wherein said step (b) comprises forming the insulating film to a thickness of approximately 0.3 μm.
Claim 13
Dependent Claim
32 words
A process for producing a thin film transistor according to claim 6, wherein said step (c) comprises forming the amorphous semiconductor layer to a thickness of form 50 Å to 1000 Å.
References Cited (Backward Citations)
US3258663A
Cited
US3290569A
Cited
US3481031A
Cited
US3872359A
Cited
US4065781A
Cited
US4128439A
Cited
US4182023A
Cited
US4332075A
Cited
US4404578A
Cited
US4443811A
Cited
US4443811B1
Cited
US4242156A
Cited
US4403239A
Cited
US4459739A
Cited
EP0071244A2
Cited
US4398340A
Cited
JPS59113666A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-02 | 1995-03-04 | 1995-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-02 | 1999-03-04 | 1999-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-02 | 2003-03-04 | 2003-09-03 | $7700.00 | Window Closed / Lapsed |