Patent US4999523A successfully refreshed from Google Patents.
US4999523A
Expired / Lapsed
US
⏱️ 0.0 years remaining
BICMOS logic gate with higher pull-up voltage
Assignee: HP Inc
•
Filing: 1989-12-05
•
Granted: 1991-03-12
•
Expires: 2009-12-05
Abstract
Abstract A novel BICMOS output buffer is taught including circuit means for firstly discharging the bases of the bipolar pull up and bipolar pull down transistors, and secondly to connect the base of an output transistor to its emitter when that output transistor is conducting, thereby insuring maximum voltage swing of the output voltage. The circuit means comprises an MOS transistor for discharging the base of an output transistor, and a depletion mode MOS transistor for connecting the base of an output transistor to its emitter. By utilizing MOS and depletion mode transistors, a significant area advantage is achieved, particularly when the MOS and depletion mode transistors are merged.
Inventors
- 👤 Kit M. Cham
- 👤 Robert E. Gleason, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:24
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K19/01; H03K19/013; H03K19/0136
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
143 words
A BICMOS circuit comprising: an input terminal for receiving an input signal; an output terminal for providing an output signal as a function of said input signal; a first output transistor having an emitter, a base, and a collector; first input means, responsive to the input signal, to switch the first output transistor on and off; first discharge means, responsive to the input signal, to provide a conductive discharge path between the base and the emitter of the first output transistor when the first transistor is to be switched off; and first controllable bypass means, responsive to the input signal, to provide a partially conductive path between the base and the emitter of the first output transistor when the first output transistor is switched on, and thereby to minimize any voltage drop between the emitter and the collector of the first output transistor.
Claim 2
Dependent Claim
143 words
A BICMOS circuit comprising: an input terminal for receiving an input signal; an output terminal for providing an output signal as a function of said input signal; a first output transistor having an emitter, a base, and a collector; first input means, responsive to the input signal, to switch the first output transistor on and off; first discharge means, responsive to the input signal, to provide a conductive discharge path between the base and the emitter of the first output transistor when the first transistor is to be switched off; and first controllable bypass means, responsive to the input signal, to provide a partially conductive path between the base and the emitter of the first output transistor when the first output transistor is switched on, and thereby to minimize any voltage drop between the emitter and the collector of the first output transistor.
Claim 3
Dependent Claim
44 words
A circuit as in claim 1 wherein said first controllable bypass means comprises a first depletion mode transistor having a drain connected to the base of the first output transistor, a source connected to the emitter of the first output transistor, and a gate.
Claim 4
Dependent Claim
21 words
A circuit as in claim 2 wherein said gate of said first depletion mode transistor is connected to said output terminal.
Claim 5
Dependent Claim
49 words
A circuit as in claim 1 wherein said first discharge means and said first controllable bypass means comprise a first depletion mode transistor having a drain connected to the base of the first output transistor, a source connected to the emitter of the first output transistor, and a gate.
Claim 6
Dependent Claim
134 words
A circuit as in claim 1 which further comprises: a second output transistor having an emitter, a collector, and a base; second input means, responsive to the input signal, to switch the second output transistor on and off in opposite phase as said first output transistor; second discharge means, responsive to the input signal, to provide a conductive discharge path between the base and the emitter of the second output transistor when the second output transistor is to be switched off; and second controllable bypass means, responsive to the input signal, to provide a partially conductive path between the base and the emitter of the second output transistor when the second output transistor is switched on, and thereby to minimize any voltage drop between the emitter and the collector of the second output transistor.
Claim 7
Dependent Claim
44 words
A circuit as in claim 5 wherein said second controllable bypass means comprises a second depletion mode transistor having a drain connected to said base of said second output transistor, a source connected to said emitter of said second output transistor, and a gate.
Claim 8
Dependent Claim
21 words
A circuit as in claim 6 wherein said gate of said second depletion mode transistor is connected to said input terminal.
Claim 9
Dependent Claim
25 words
A circuit as in claim 6 wherein said gate of said second depletion mode transistor is connected to said base of said second output transistor.
Claim 10
Dependent Claim
49 words
A circuit as in claim 5 wherein said first discharge means and said first controllable bypass means comprise a first depletion mode transistor having a drain connected to the base of the first output transistor, a source connected to the emitter of the first output transistor, and a gate.
References Cited (Backward Citations)
US4103188A
Cited
US4301383A
Cited
US4816705A
Cited
US4791320A
Cited
US4612458A
Cited
US4682054A
Cited
US4746817A
Cited
US4948994A
Cited
US4883979A
Cited
US4845385A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-03-11 | 1994-09-10 | 1995-03-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-03-11 | 1998-09-10 | 1999-03-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-03-11 | 2002-09-10 | 2003-03-12 | $7700.00 | Window Closed / Lapsed |