Patent US4903111A successfully refreshed from Google Patents.
US4903111A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit device
Assignee: Fujitsu Ltd
•
Filing: 1988-10-25
•
Granted: 1990-02-20
•
Expires: 2008-10-25
Abstract
Abstract A semiconductor integrated circuit device having a fuse-blown type ROM for storing information concerning defective bits for the replacement of defective bits in a semiconductor memory device, etc., with redundant bits. The integrated circuit device comprises fuses for constituting the ROM, pads for supplying a melting current to the fuses, and PN junctions each being formed, for example, by a semiconductor substrate and a diffusion layer formed on the semiconductor substrate. Each of the fuses is melted by applying voltage to a circuit connecting the PN junction, the fuse, and the pad so that the PN junction is forward biased, thereby supplying a large current to the fuse.
Inventors
- 👤 Yoshihiro Takemae
- 👤 Tomio Nakano
- 👤 Masao Nakano
- 👤 Kimiaki Sato
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:23
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/785; G11C17/00; G11C17/14; G11C17/16; H10B; H10B20/00; H10B20/20; H10D62/00; H10D62/10; H10D62/113; H10D62/114; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0163; H10D84/80; H10D84/82; H10D84/83; H10D84/84; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
186 words
An integrated circuit device comprising: a semiconductor substrate; a first plurality of well regions in said substrate of a first conductivity type, with each said well region having a respective probing pad; a second plurality of elongated regions of a second conductivity type in each said well region, with each said elongated region having at a first end thereof a contact in common with the first end of each of the others of said elongated regions, a third plurality of fuses, the number of said third plurality being the product of the numbers of said first and second pluralities, each said fuse being connected at a first end to the second end of a respective one of said elongated regions, and the other end of each said fuse being connected in common with the second end of the same corresponding one of said elongated regions in each said well region; a plurality of further probing pads, each connected to a respective one of the common connections of said second ends of the fuses, the number of said further probing pads being that of said second plurality.
Claim 2
Dependent Claim
186 words
An integrated circuit device comprising: a semiconductor substrate; a first plurality of well regions in said substrate of a first conductivity type, with each said well region having a respective probing pad; a second plurality of elongated regions of a second conductivity type in each said well region, with each said elongated region having at a first end thereof a contact in common with the first end of each of the others of said elongated regions, a third plurality of fuses, the number of said third plurality being the product of the numbers of said first and second pluralities, each said fuse being connected at a first end to the second end of a respective one of said elongated regions, and the other end of each said fuse being connected in common with the second end of the same corresponding one of said elongated regions in each said well region; a plurality of further probing pads, each connected to a respective one of the common connections of said second ends of the fuses, the number of said further probing pads being that of said second plurality.
Claim 3
Dependent Claim
34 words
The integrated circuit device of claim 1, wherein for np equal to the number of said probing pads and nf the number of said third plurality of fuses, the relation (np/2) 2 =nf obtains.
References Cited (Backward Citations)
US4045310A
Cited
JPS54139496A
Cited
US4210875A
Cited
US4446534A
Cited
US4446475A
Cited
EP0076967A2
Cited
US4417154A
Cited
US4605872A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-02-19 | 1993-08-21 | 1994-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-02-19 | 1997-08-21 | 1998-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-02-19 | 2001-08-21 | 2002-02-20 | $7700.00 | Window Closed / Lapsed |