Patent US4896056A successfully refreshed from Google Patents.
US4896056A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor IC including circuit for preventing erroneous operation caused by power source noise
Assignee: Toshiba Corp
•
Filing: 1988-10-05
•
Granted: 1990-01-23
•
Expires: 2008-10-05
Abstract
Abstract A semiconductor IC includes a first logic circuit, having a first threshold voltage, for outputting a logic signal corresponding to a level of an input signal which is externally supplied thereto, and an internal circuit for receiving a logic signal from the first logic circuit and executing a predetermined operation. The semiconductor IC further includes a second logic circuit, formed between the first logic circuit and the internal circuit, and having a second threshold voltage higher than the first threshold voltage, one input terminal thereof being connected to an output terminal of the first logic circuit, and the other input terminal receiving a control signal. The control signal is generated while power source noise caused by an operation of the internal circuit is being generated. While the control signal is being generated, a signal of a predetermined logic level is supplied from the second logic circuit to the internal circuit, regardless of an output signal level from the first logic circuit.
Inventors
- 👤 Mitsuyuki Kunieda
- 👤 Tadahiro Fujii
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:10
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
141 words
A semiconductor integrated circuit comprising: a first logic circuit, having a first threshold voltage, for outputting a logic signal corresponding to a level of an input signal which is externally supplied thereto; a second logic circuit for outputting a logic signal of a predetermined level regardless of an output from said first logic circuit while a control signal is being generated, said second logic circuit having a second threshold voltage higher than the first threshold voltage, one input terminal for receiving an output signal of said first logic circuit, and another input terminal for receiving a control signal; an internal circuit for receiving the logic signal from said second logic circuit and executing a predetermined operation; and control signal generating means for generating the control signal while power source noise caused by the operation of said internal circuit is being generated.
Claim 2
Dependent Claim
141 words
A semiconductor integrated circuit comprising: a first logic circuit, having a first threshold voltage, for outputting a logic signal corresponding to a level of an input signal which is externally supplied thereto; a second logic circuit for outputting a logic signal of a predetermined level regardless of an output from said first logic circuit while a control signal is being generated, said second logic circuit having a second threshold voltage higher than the first threshold voltage, one input terminal for receiving an output signal of said first logic circuit, and another input terminal for receiving a control signal; an internal circuit for receiving the logic signal from said second logic circuit and executing a predetermined operation; and control signal generating means for generating the control signal while power source noise caused by the operation of said internal circuit is being generated.
Claim 3
Dependent Claim
45 words
A circuit according to claim 1, wherein said internal circuit includes an output buffer, and said control signal generating means generates the control signal for a predetermined time interval from a timing at which a level of an output signal from said output buffer changes.
Claim 4
Dependent Claim
61 words
A circuit according to claim 1, wherein said internal circuit includes an output buffer and a timing signal generator for generating a timing signal for switching said output buffer from an inactive to an active state, and said control signal generating means generates the control signal for a predetermined time interval from a timing at which the timing signal is generated.
Claim 5
Dependent Claim
51 words
A circuit according to claim 3, wherein the timing signal is supplied to said output buffer through a delay circuit, and said control signal generating means generates the control signal, in response to the timing signal, for a predetermined time interval from a timing at which the timing signal is generated.
Claim 6
Dependent Claim
65 words
A circuit according to claim 1, wherein said internal circuit includes a plurality of output buffers and a timing signal generator for generating a plurality of timing signals for sequentially switching said output buffers from an inactive to an active state, and said control signal generating means sequentially generates the control signals for predetermined time intervals from timings at which the timing signals are generated.
Claim 7
Dependent Claim
25 words
A circuit according to claim 1, wherein the threshold voltage of said first logic circuit is adapted to an input signal of a TTL level.
Claim 8
Dependent Claim
25 words
A circuit according to claim 1, wherein the threshold voltage of said second logic circuit is adapted to an input signal of a CMOS level.
Claim 9
Dependent Claim
24 words
A circuit according to claim 1, wherein said first logic circuit receives a chip enable signal for activating or deactivating said semiconductor integrated circuit
Claim 10
Dependent Claim
38 words
A circuit according to claim 1, wherein said first and second logic circuits comprise a third logic circuit, one input terminal of which receives the input signal, and the other input terminal of which receives the control signal.
Claim 11
Dependent Claim
119 words
A circuit according to claim 9, wherein said third logic circuit is a NAND gate, and said NAND gate comprises a power source potential supply terminal, a signal output node, a ground potential supply terminal, first and second p-type MOS transistors, current paths of which are connected in parallel with each other between said power source potential supply terminal and said signal output node, and third and fourth n-type MOS current paths of which are connected in series with each other between said signal output node and said ground potential supply terminal, the input signal being supplied to gates of said first and third transistors, and the control signal being supplied to gates of said second and fourth transistors.
Claim 12
Dependent Claim
60 words
A circuit according to claim 10, wherein a ratio of channel width/channel length of said first transistor is set to be smaller than a ratio of channel width/channel length of said third transistor, and a ratio of channel width/channel length of said second transistor is set to be larger than a ratio of channel width/channel length of said fourth transistor.
Claim 13
Dependent Claim
33 words
A circuit according to claim 11, wherein the ratio of channel width/channel length of said third transistor is set to be equal to the ratio of channel width/channel length of said fourth transistor.
Claim 14
Dependent Claim
33 words
A circuit according to claim 1, further comprising an input protection circuit which protects against an over-voltage, wherein the input signal is supplied to said first logic circuit through said input protection circuit.
Claim 15
Dependent Claim
24 words
A circuit according to claim 1, wherein said first logic circuit is an inverter, and said second logic circuit is a two-input NOR gate.
References Cited (Backward Citations)
US4337523A
Cited
US4584491A
Cited
EP0167275A2
Cited
EP0181177A2
Cited
US4672243A
Cited
US4727271A
Cited
EP0212945A2
Cited
US4707623A
Cited
US4791323A
Cited
US4839583A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-01-22 | 1993-07-24 | 1994-01-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-01-22 | 1997-07-24 | 1998-01-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-01-22 | 2001-07-24 | 2002-01-23 | $7700.00 | Window Closed / Lapsed |