Patent EP0147268A2 successfully refreshed from Google Patents.
Patent US3604478A successfully refreshed from Google Patents.
US4862233A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit device having vertical MOS provided with Zener diode
Assignee: NISAN MOTOR Co Ltd NO 2 TAKARA-CHO KANAGAWA-KU YOKOHAMA CITY JAPAN
•
Filing: 1987-06-17
•
Granted: 1989-08-29
•
Expires: 2007-06-17
Abstract
Abstract Vertical MOS and another component such as CMOS are made in a single semiconductor substrate having a highly doped underlying layer and a lightly doped epitaxial surface layer of a first conductivity type. The vertical MOS includes a channel region of a second conductivity type, formed in the surface layer, and a source region of the first conductivity type, formed in the channel region. The channel region is made deep and joined with the highly doped underlying layer to form a first Zener diode for regulating a drain-source voltage. A drain electrode is formed on the bottom surface of the substrate and connected to a power supply, and a topside source electrode is connected to a load. The vertical MOS is surrounded, and separated from the CMOS, by a grounded guard ring region of the second conductivity type, formed in the surface layer. The guard ring region is also made deep and joined with the underlying layer.
Inventors
- 👤 Tsutomu Matsushita
- 👤 Teruyoshi Mihara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 02:19
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/101; H10D84/141; H10D84/148; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D62/00; H10D62/10; H10D62/17; H10D62/393; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/856
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
205 words
A semiconductor device comprising: a semiconductor substrate comprising a highly doped underlying layer of a first conductivity type and a lightly doped top layer of said first conductivity type formed on said underlying layer, a semiconductor channel region of a second conductivity type opposite to said first conductivity type, formed in said top layer of said substrate, said channel region being deep and joined with said highly doped underlying layer to form a first Zener diode, a semiconductor source region of said first conductivity type formed in said channel region to form a vertical MOS transistor with said channel region and said substrate which serves as a drain region, a separate group of semiconductor regions formed in said substrate to form another circuit component, a semiconductor guard ring region of said second conductivity type formed in said top layer of said substrate between said channel region of said MOS transistor and said separate group, said guard ring region extending deeply and reaching said highly doped underlying layer of said substrate, first means for applying a supply voltage to said drain region of said vertical MOS transistor, second means for connecting said source region to a load, and third means for grounding said guard ring region.
Claim 2
Dependent Claim
205 words
A semiconductor device comprising: a semiconductor substrate comprising a highly doped underlying layer of a first conductivity type and a lightly doped top layer of said first conductivity type formed on said underlying layer, a semiconductor channel region of a second conductivity type opposite to said first conductivity type, formed in said top layer of said substrate, said channel region being deep and joined with said highly doped underlying layer to form a first Zener diode, a semiconductor source region of said first conductivity type formed in said channel region to form a vertical MOS transistor with said channel region and said substrate which serves as a drain region, a separate group of semiconductor regions formed in said substrate to form another circuit component, a semiconductor guard ring region of said second conductivity type formed in said top layer of said substrate between said channel region of said MOS transistor and said separate group, said guard ring region extending deeply and reaching said highly doped underlying layer of said substrate, first means for applying a supply voltage to said drain region of said vertical MOS transistor, second means for connecting said source region to a load, and third means for grounding said guard ring region.
Claim 3
Dependent Claim
74 words
A semiconductor device according to claim 1 wherein said channel region comprises a deep Zener subregion reaching said highly doped underlying layer of said substrate, and a shallow peripheral subregion which surrounds said Zener subregion, and which is shallower than said deep Zener subregion, and wherein said device further comprises a highly doped channel contact region of said second conductivity type, surrounded by said source region, and located on top of said Zener subregion.
Claim 4
Dependent Claim
41 words
A semiconductor device according to claim 2 wherein said first means comprises a drain electrode formed on a bottom surface of said substrate, said second means comprises a topside source electrode, and said third means comprises a grounded guard ring electrode.
Claim 5
Dependent Claim
89 words
A semiconductor device according to claim 3 wherein said guard ring region comprises a deep central subregion formed by a step for forming said Zener subregion of said channel region, and a shallow peripheral subregion formed by a step for forming said shallow subregion of said channel region, said deep central subregion of said guard ring region being joined with said highly doped underlying layer of said substrate to form a second Zener diode having a Zener voltage substantially equal to a Zener voltage of said first Zener diode.
Claim 6
Dependent Claim
65 words
A semiconductor device according to claim 4 wherein said device further comprises a highly doped semiconductor first contact region of said second conductivity type, surrounded by said source region and put in contact with said source electrode, and a highly doped semiconductor second contact region of said second conductivity type, formed in said guard ring region and put in contact with said guard ring electrode.
Claim 7
Dependent Claim
38 words
A semiconductor device according to claim 5 wherein said device further comprises a gate electrode of polycrystalline silicon, formed above said peripheral subregion of said channel region, and separated from said channel region by a gate insulating layer.
Claim 8
Dependent Claim
73 words
A semiconductor device according to claim 6 wherein said separate group forms a CMOS, and comprises a first pair of source and drain semiconductor regions of said second conductivity type, formed in said top layer of said substrate, and a second pair of source and drain semiconductor regions of said first conductivity type, formed in a semiconductor island of said second conductivity type which is formed in said top layer of said substrate.
Claim 9
Dependent Claim
23 words
A semiconductor device according to claim 7 wherein said first conductivity type is an n-type, and said second conductivity type is a p-type.
Claim 10
Dependent Claim
91 words
A semiconductor device according to claim 1 wherein said underlying layer of said substrate comprises a highly doped bottom layer of said first conductivity type and a highly doped buried layer of said first conductivity type which is formed between said bottom layer and said top layer in a first area of said substrate in which said channel region and said guard ring region are formed, and said separate group is formed in a second area of said substrate in which said top layer is formed directly on said bottom layer.
Claim 11
Dependent Claim
25 words
A semiconductor device according to claim 9 wherein a thickness of said top layer is smaller in said first area than in said second area.
Claim 12
Dependent Claim
40 words
A semiconductor device according to claim 10 wherein said channel region is joined with said buried layer to form said first Zener diode, and said guard ring region is joined with said buried layer to form a second Zener diode.
Claim 13
Dependent Claim
18 words
A semiconductor device according to claim 11 wherein said separate group forms a CMOS in said second area.
Claim 14
Dependent Claim
59 words
A semiconductor device according to claim 10 wherein said top layer comprises a first part in which said channel region and said guard ring region are formed, and a second part in which said separate group is formed, an impurity concentration of said first part of said top layer being different from an impurity concentration of said second part.
Claim 15
Dependent Claim
29 words
A semiconductor device according to claim 13 wherein said impurity concentration of said first part of said top layer is higher than said impurity concentration of said second part.
Claim 16
Dependent Claim
108 words
A semiconductor device according to claim 14 wherein said separate group forms a CMOS, and comprises a first pair of source and drain semiconductor regions of said first conductivity type, formed in a first semiconductor island of said second conductivity type which is formed in said second part of said top layer, and a second pair of source and drain semiconductor regions of said second conductivity type formed in a second semiconductor island of said first conductivity type which is formed in said second part of said top layer and which has an impurity concentration higher than said impurity concentration of said second part of said top layer.
References Cited (Backward Citations)
US3590345A
Cited
US3878551A
Cited
US4546370A
Cited
US4593302A
Cited
US4593302B1
Cited
US4567502A
Cited
EP0071916A2
Cited
US4686551A
Cited
US4622568A
Cited
US4658203A
Cited
US4646117A
Cited
US4639754A
Cited
JPH06180860A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-28 | 1993-02-27 | 1993-08-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-28 | 1997-02-27 | 1997-08-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-28 | 2001-02-27 | 2001-08-29 | $7700.00 | Window Closed / Lapsed |