← Back to Patent Explorer
US4855252A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for making self-aligned contacts

Assignee: International Business Machines Corp
•
Filing: 1988-08-22
•
Granted: 1989-08-08
•
Expires: 2008-08-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for making metal contacts and interconnection lines which are self-aligned to each other is disclosed. After semiconductor devices are formed and an insulating/planarizing layer is deposited, a layer of polyimide is deposited. A pattern of trenches into which the metal interconnection lines will be deposited is formed in the polyimide layer. Next, a pattern of contacts to the underlying semiconductor devices is formed in a photoresist layer. This pattern of contacts is subsequently etched into the insulating/planarizing layer. Since both the patterned photoresist layer and the patterned polyimide layer are used as etch masks, the contact windows through the insulating/planarizing layer and the trenches in the polyimide layer will be aligned with respect to each other. After metal deposition, the metal contacts and interconnection lines will be self-aligned.

Inventors

  • 👤 Steven Peterman
  • 👤 David Stanasolovich

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 01:34
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/063

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 157 words
In an integrated circuit having a plurality of semiconductor devices fabricated on a substrate, a process for interconnecting the semiconductor devices comprising the following steps in the following order: A. depositing an insulating layer over said semiconductor devices; B. depositing a layer of polyimide over said insulating layer; C. depositing a first layer of photoresist over said polyimide layer; D. lithographically defining an interconnect wiring pattern in said first layer of photoresist; E. dry etching said interconnect wiring pattern into said polyimide layer; F. depositing a second layer of photoresist over said patterned polyimide layer; G. lithographically defining a pattern of contacts in said second layer of photoresist, said pattern of contacts overlying said patterned polyimide layer; H. transferring said pattern of contacts to said insulating layer; and I. depositing a layer of interconnect wiring, said interconnect wiring layer filling said pattern of contacts in said insulating layer and said interconnect wiring pattern in said polyimide layer.
Claim 2
Dependent Claim 157 words
In an integrated circuit having a plurality of semiconductor devices fabricated on a substrate, a process for interconnecting the semiconductor devices comprising the following steps in the following order: A. depositing an insulating layer over said semiconductor devices; B. depositing a layer of polyimide over said insulating layer; C. depositing a first layer of photoresist over said polyimide layer; D. lithographically defining an interconnect wiring pattern in said first layer of photoresist; E. dry etching said interconnect wiring pattern into said polyimide layer; F. depositing a second layer of photoresist over said patterned polyimide layer; G. lithographically defining a pattern of contacts in said second layer of photoresist, said pattern of contacts overlying said patterned polyimide layer; H. transferring said pattern of contacts to said insulating layer; and I. depositing a layer of interconnect wiring, said interconnect wiring layer filling said pattern of contacts in said insulating layer and said interconnect wiring pattern in said polyimide layer.
Claim 3
Dependent Claim 21 words
The process as claimed in claim 1 including the step of removing said polyimide layer after depositing said interconnect wiring layer.
Claim 4
Dependent Claim 14 words
The process as claimed in claim 1 wherein said insulating layer is borophosphosilicate glass.
Claim 5
Dependent Claim 31 words
The process as claimed in claim 1 wherein said interconnect wiring layer is selected from the group consisting of aluminum, copper, silicon, titanium, tungsten, silver, gold or alloys or composites thereof.
Claim 6
Dependent Claim 18 words
The process as claimed in claim 1 wherein said interconnect wiring layer is deposited by evaporation or sputtering.
Claim 7
Dependent Claim 201 words
A process for interconnecting semiconductor devices comprising the following steps in the following order: A. providing a semiconductor substrate having a plurality of semiconductor devices formed therein; B. depositing an insulating layer over said semiconductor devices on said substrate; C. depositing a thin layer of polyamic acid over said insulating layer; D. curing said polyamic acid to form a layer of polyimide; E. depositing a first layer of photoresist over said polyimide layer; F. exposing said first layer of photoresist to optical or X-ray radiation through a mask defining an wiring pattern; G. developing said first layer of photoresist; H. etching said interconnect wiring pattern into said polyimide layer; I. removing said first layer of photoresist; J. depositing a second layer of photoresist over said patterned polyimide layer; K. lithographically defining a pattern of contacts in said second layer of photoresist, said pattern of contacts aligned with and overlying said patterned polyimide layer; L. transferring said pattern of contacts to said insulating layer; M. removing said second layer of photoresist; and N. conformally depositing a layer of interconnect wiring, said interconnect wiring layer filling said pattern of contacts in said insulating layer and said interconnect wiring pattern in said polyimide layer.
Claim 8
Dependent Claim 201 words
A process for interconnecting semiconductor devices comprising the following steps in the following order: A. providing a semiconductor substrate having a plurality of semiconductor devices formed therein; B. depositing an insulating layer over said semiconductor devices on said substrate; C. depositing a thin layer of polyamic acid over said insulating layer; D. curing said polyamic acid to form a layer of polyimide; E. depositing a first layer of photoresist over said polyimide layer; F. exposing said first layer of photoresist to optical or X-ray radiation through a mask defining an wiring pattern; G. developing said first layer of photoresist; H. etching said interconnect wiring pattern into said polyimide layer; I. removing said first layer of photoresist; J. depositing a second layer of photoresist over said patterned polyimide layer; K. lithographically defining a pattern of contacts in said second layer of photoresist, said pattern of contacts aligned with and overlying said patterned polyimide layer; L. transferring said pattern of contacts to said insulating layer; M. removing said second layer of photoresist; and N. conformally depositing a layer of interconnect wiring, said interconnect wiring layer filling said pattern of contacts in said insulating layer and said interconnect wiring pattern in said polyimide layer.
Claim 9
Dependent Claim 21 words
The process as claimed in claim 6 including the step of removing said polyimide layer after depositing said interconnect wiring layer.
Claim 10
Dependent Claim 14 words
The process as claimed in claim 6 wherein said insulating layer is borophosphosilicate glass.
Claim 11
Dependent Claim 31 words
The process as claimed in claim 6 wherein said interconnect wiring layer is selected from the group consisting of aluminum, copper, silicon, titanium, tungsten, silver, gold or alloys or composites thereof.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-08-07 1993-02-06 1993-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-08-07 1997-02-06 1997-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-08-07 2001-02-06 2001-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag