← Back to Patent Explorer
US4851366A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for providing dielectrically isolated circuit

Assignee: Vishay Siliconix Inc
•
Filing: 1987-11-13
•
Granted: 1989-07-25
•
Expires: 2007-11-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A novel process and structure is taught which provides discrete semiconductor islands located in a semiconductor substrate, the islands being electrically isolated from each other. Certain of these islands, in addition to being electrically isolated from other islands, are also electrically isolated from the substrate. Yet other ones of these islands are electrically isolated from other islands, but are electrically connected to the substrate. In accordance with the teachings of this invention, a substrate is used and a layer of electrical insulation is formed over only a portion of the surface of the substrate. Grooves are then formed to serve as vertical isolation regions. The grooves are filled with a non-conductive material, or covered with a layer of insulation on their sides and bottom, and filled with any convenient material, such as polycrystalline silicon. A second semiconductor substrate is then bonded to the first, and serves as the ultimate substrate of the finished device. The surface of the first substrate opposite said second substrate is etched to the vertical grooves, thereby providing a surface having vertical grooves serving as vertical isolation. The insulation layer formed on the surface of the first substrate serves as isolation between the islands and second substrate, a while the absence of such insulation layer causes certain other islands to be electrically connected to the second substrate.

Inventors

  • 👤 Richard A. Blanchard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 19:35
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/019; H10W10/061; H10W10/10; H10W10/181; H10P90/1914; H10W10/041; H10W10/40; Y; Y10; Y10S; Y10S148/00; Y10S148/05

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 214 words
A method for forming a semiconductor device including a wafer having a top surface and a bottom surface and one or more regions of a first type formed within said wafer adjacent said top surface which are electrically isolated from said bottom surface of said wafer and one or more regions of a second type formed within said wafer adjacent said top surface which are electrically connected to said bottom surface of said wafer, said regions of said first type being electrically isolated from each other and from said regions of said second type, said regions of said first and second type being laterally displaced from one another, said method comprising the steps of: forming a protective layer on the surface of a first substrate where said one or more regions of said first type are to be formed; forming grooves in said first substrate surrounding areas in said first substrate where said regions of said first and second types are to be formed; forming an insulating layer on the surface of said first substrate not covered by said protective layer and extending into said grooves; attaching a second substrate to said layer on said first substrate; and removing the bottom portion of said first substrate to expose said insulating layer within said grooves.
Claim 2
Independent Claim 214 words
A method for forming a semiconductor device including a wafer having a top surface and a bottom surface and one or more regions of a first type formed within said wafer adjacent said top surface which are electrically isolated from said bottom surface of said wafer and one or more regions of a second type formed within said wafer adjacent said top surface which are electrically connected to said bottom surface of said wafer, said regions of said first type being electrically isolated from each other and from said regions of said second type, said regions of said first and second type being laterally displaced from one another, said method comprising the steps of: forming a protective layer on the surface of a first substrate where said one or more regions of said first type are to be formed; forming grooves in said first substrate surrounding areas in said first substrate where said regions of said first and second types are to be formed; forming an insulating layer on the surface of said first substrate not covered by said protective layer and extending into said grooves; attaching a second substrate to said layer on said first substrate; and removing the bottom portion of said first substrate to expose said insulating layer within said grooves.
Claim 3
Dependent Claim 15 words
A method as in claim 1 wherein said protective layer comprises an oxidation blocking material.
Claim 4
Dependent Claim 13 words
A method as in claim 2 wherein said protective layer comprises silicon nitride.
Claim 5
Dependent Claim 17 words
A method as in claim 3 wherein said insulating layer comprises an oxide of said first substrate.
Claim 6
Dependent Claim 22 words
A method as in claim 1 which further comprises the step of removing said protective layer prior to said step of attaching.
Claim 7
Dependent Claim 17 words
A method as in claim 1 wherein said insulating layer comprises an oxide of said first substrate.
Claim 8
Dependent Claim 41 words
A method as in claim 1, wherein said insulating layer within said grooves comprises a first layer of dielectric material covering the sides of said groove and a second layer of conductive material formed on said first layer of dielectric material.
Claim 9
Dependent Claim 13 words
A method as in claim 7 wherein said conducive material comprises polycrystalline silicon.
Claim 10
Dependent Claim 20 words
A method as in claim 7 wherein said second layer is formed over the entire top surface of the wafer.
Claim 11
Dependent Claim 28 words
A method as in claim 7 which further comprises the step of removing, except within said grooves, said layer of conductive material prior to said step of attaching.
Claim 12
Dependent Claim 28 words
A method as in claim 8 which further comprises the step of: oxidizing the top surface of said layer of conductive material prior to attaching said second substrate.
Claim 13
Dependent Claim 35 words
A method as in claim 11 wherein said oxide formed on the top surface of said layer of conductive material is diffused into said first and second substrates during or following said step of attachment.

References Cited (Backward Citations)

US3913121A Cited
US3423255A Cited
US3738883A Cited
US4004046A Cited
US3832247A Cited
US4056414A Cited
US4501060A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-24 1993-01-23 1993-07-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-24 1997-01-23 1997-07-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-24 2001-01-23 2001-07-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag