Patent US4847210A successfully refreshed from Google Patents.
US4847210A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated pin photo-detector method
Assignee: NXP USA Inc
•
Filing: 1988-08-05
•
Granted: 1989-07-11
•
Expires: 2008-08-05
Abstract
Abstract An improved means and method for forming an optical sensor within an integrated circuit structure is described. An epi-coated semiconductor wafer is masked and a cavity etched through the epi-layer to the underlying substrate. A dielectric sidewall is formed on the cavity sidewall and a substantially intrinsic semiconductor region, preferably grown by selective epitaxy, to refill the cavity. The upper surface of the intrinsic region is then heavily doped and contacted by a low resistance polysilicon layer which is substantially transparent to incoming light. The method forms a high sensitivity PIN photo-sensor having a thick space-charge region for efficient capture of the hole-electron pairs produced by the incoming light. The fabrication techniques are compatible with the processing requirements for other integrated circuit devices formed on the same chip and to which the PIN device is coupled without wire bonds, tabs, bumps or the like.
Inventors
- 👤 Bor-Yuan Hwang
- 👤 Carroll M. Casteel
- 👤 Sal T. Mastroianni
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 13:52
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/103
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
105 words
A process for forming integrated PIN diode; providing a semiconductor wafer having a principal surface; forming a cavity penetrating into the semiconductor wafer from the surface, wherein the cavity has a bottom spaced from the surface and a sidewall extending therebetween, and wherein the bottom has a first conductivity type; providing a dielectric liner on the cavity sidewall; forming a substantially intrinsic semiconductor region in contact with the bottom of the cavity, wherein the intrinsic semiconductor region has a surface spaced from the bottom;and forming a doped region of a second conductivity type opposite the first conductivity type in the surface of the semiconductor region.
Claim 2
Dependent Claim
105 words
A process for forming integrated PIN diode; providing a semiconductor wafer having a principal surface; forming a cavity penetrating into the semiconductor wafer from the surface, wherein the cavity has a bottom spaced from the surface and a sidewall extending therebetween, and wherein the bottom has a first conductivity type; providing a dielectric liner on the cavity sidewall; forming a substantially intrinsic semiconductor region in contact with the bottom of the cavity, wherein the intrinsic semiconductor region has a surface spaced from the bottom;and forming a doped region of a second conductivity type opposite the first conductivity type in the surface of the semiconductor region.
Claim 3
Dependent Claim
28 words
The process of claim 1 wherein the step of forming the doped region comprises forming the doped region with a thickness small compared to the substantially intrinsic region.
Claim 4
Dependent Claim
51 words
The process of claim 1 wherein the step of providing a semiconductor wafer comprises providing a semiconductor wafer having therein an epilayer of a conductivity type opposite that of the bottom of the cavity, wherein the epilayer extends from the surface to a depth shallower than the bottom of the cavity.
Claim 5
Dependent Claim
51 words
The process of claim 1 wherein the step of providing a dielectric liner on the cavity sidewall comprises conformally covering the bottom and sidewall of the cavity with a dielectric and then anisotropically etching the dielectric to remove the dielectric from the bottom of the cavity but not from the sidewall.
Claim 6
Dependent Claim
34 words
The process of claim 4 further comprising prior to conformally covering the bottom and sidewall of the cavity with a dielectric, forming an oxide underlayer on the cavity bottom and sidewalls by thermal oxidation.
Claim 7
Dependent Claim
35 words
The process of claim 4 further comprising prior to the step of depositing the conformal dielectric, forming a layer resistant to deposition of semiconductor material on a portion of the surface laterally outside the cavity.
Claim 8
Dependent Claim
45 words
The process of claim 1 further comprising prior to the step of forming the substantially intrinsic semiconductor region in the cavity, covering a portion of the surface laterally outside the cavity with a material which is resistant to deposition of the substantially intrinsic semiconductor region.
Claim 9
Dependent Claim
35 words
The process of claim 7 wherein the step of forming the substantially intrinsic semiconductor region comprises forming it by selective epitaxial deposition on the bottom of the cavity and not on the deposition resistant material.
Claim 10
Dependent Claim
38 words
The process of claim 1 wherein the step of forming the substantially intrinsic semiconductor region comprises growing it selectively on the bottom of the cavity and, substantially, not on a portion of the surface laterally outside the cavity.
Claim 11
Dependent Claim
29 words
The process of claim 1 further comprising providing a conductor contacting only a portion of the doped region, leaving another portion of the doped region free of the conductor.
Claim 12
Dependent Claim
21 words
The process of claim 10 further comprising providing an optically transparent dielectric coating overlying a further portion of the doped region.
Claim 13
Dependent Claim
20 words
The process of claim 1 further comprising providing an optically transparent dielectric coating overlying a portion of the doped region.
Claim 14
Dependent Claim
23 words
The process of claim 1 further comprising forming a transistor on the same substrate and electrically coupling the doped region to the transistor.
Claim 15
Dependent Claim
26 words
The process of claim 1 further comprising providing a gate of a transistor elsewhere on the substrate and electrically coupling the doped region to a gate.
Claim 16
Dependent Claim
117 words
A process for forming an integrated diode having a PIN structure, comprising: providing a single crystal semiconductor wafer having a major surface; forming a cavity having a sidewall extending into the wafer and a bottom spaced from the surface a predetermined distance, wherein the bottom has a first conductivity type; providing a dielectric liner on the sidewall; at least partly filling the cavity with a substantially intrinsic semiconductor material having an outer surface spaced from the cavity bottom, and then in either order; doping at least part of the outer surface with a dopant of a second conductivity type opposite the first type; and forming an ohmic contact to at least part of the doped outer surface.
Claim 17
Dependent Claim
117 words
A process for forming an integrated diode having a PIN structure, comprising: providing a single crystal semiconductor wafer having a major surface; forming a cavity having a sidewall extending into the wafer and a bottom spaced from the surface a predetermined distance, wherein the bottom has a first conductivity type; providing a dielectric liner on the sidewall; at least partly filling the cavity with a substantially intrinsic semiconductor material having an outer surface spaced from the cavity bottom, and then in either order; doping at least part of the outer surface with a dopant of a second conductivity type opposite the first type; and forming an ohmic contact to at least part of the doped outer surface.
Claim 18
Dependent Claim
48 words
The process of claim 15 wherein the step of providing the semiconductor substrate comprises providing a substrate having therein a semiconductor region adjacent the surface and with a thickness less than the predetermined distance and adjacent the cavity and having a conductivity type opposite the first conductivity type.
Claim 19
Dependent Claim
54 words
The process of claim 15 further comprising prior to the step of at least partially filling the cavity, providing on the surface a material resistant to deposition of the substantially intrinsic semiconductor material and thereafter at least partially filling the cavity by selective deposition of the substantially intrinsic semiconductor material on the cavity bottom.
Claim 20
Dependent Claim
21 words
The process of claim 15 further comprising heavily doping the bottom of the cavity with a dopant of the first type.
Claim 21
Dependent Claim
22 words
The process of claim 15 further comprising coupling the ohmic contact to an input terminal of another device on the same substrate.
References Cited (Backward Citations)
US3619665A
Cited
US3946423A
Cited
US4101350A
Cited
US4009058A
Cited
US4243997A
Cited
US4183034A
Cited
US4395433A
Cited
US4378460A
Cited
US4400411A
Cited
US4695871A
Cited
US4543443A
Cited
US4718063A
Cited
US4680085A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-10 | 1993-01-09 | 1993-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-10 | 1997-01-09 | 1997-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-10 | 2001-01-09 | 2001-07-11 | $7700.00 | Window Closed / Lapsed |