US4816882A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power MOS transistor with equipotential ring
Assignee: Vishay Siliconix Inc
•
Filing: 1987-12-29
•
Granted: 1989-03-28
•
Expires: 2007-12-29
Abstract
Abstract A process for manufacturing a DMOS transistor in accordance with the present invention includes the steps of forming a layer of gate insulation (12, 14) on an N type substrate (10). A layer of polycrystalline silicon (16) is formed on the gate insulation layer. A first mask (18) is used to define the polycrystalline silicon gate. A layer of silicon dioxide (20) is then formed on the polycrystalline silicon gate. A second photolithographic mask (22) is formed on the wafer. The deep body region is then formed. Thereafer, portions of the gate insulation layer not covered by the polycrystalline silicon gate are removed. The P type body region (26) and N+ source region (28) are then formed having a lateral extent defined by the edge of the polycrystalline silicon gate. A conductive layer 30 l is formed on the wafer and photolithographically patterned. A passivation layer 34 is then formed on the wafer. Several types of termination are available, involving various combinations of device perimeter regions, field plates, metallized equipotential rings, and field limiting rings. Of importance, the above-described process uses only 4 photolithographic masking steps.
Inventors
- 👤 Richard A. Blanchard
- 👤 Adrian Cogan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 05:43
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D12/00; H10D12/01; H10D12/031; H10D12/032; H10D30/01; H10D30/021; H10D30/028; H10D30/0291; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/01344; H10D64/60; H10D64/66; H10D64/68; H10D64/681; H10D64/685; H10D64/693; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
139 words
A transistor comprising: a first semiconductor region of a first conductivity type, said first semiconductor region having a principal surface; an insulation layer on said principal surface; a conductive gate on said insulating layer; at least one conductive ring overlying said principal surface and laterally surrounding said conductive gate, said conductive ring serving as a field plate; a second semiconductor region of a second conductivity type lying within said first semiconductor region, said second semiconductor region serving as the transistor body region; a third semiconductor region of said second conductivity type within said first semiconductor region, said third semiconductor region laterally surrounding said conductive ring, an edge of said conductive ring defining an edge of said third semiconductor region; a fourth semiconductor region of said first conductivity type lying within said second semiconductor region, said fourth semiconductor region serving
Claim 2
Dependent Claim
139 words
A transistor comprising: a first semiconductor region of a first conductivity type, said first semiconductor region having a principal surface; an insulation layer on said principal surface; a conductive gate on said insulating layer; at least one conductive ring overlying said principal surface and laterally surrounding said conductive gate, said conductive ring serving as a field plate; a second semiconductor region of a second conductivity type lying within said first semiconductor region, said second semiconductor region serving as the transistor body region; a third semiconductor region of said second conductivity type within said first semiconductor region, said third semiconductor region laterally surrounding said conductive ring, an edge of said conductive ring defining an edge of said third semiconductor region; a fourth semiconductor region of said first conductivity type lying within said second semiconductor region, said fourth semiconductor region serving
Claim 3
Dependent Claim
46 words
The transistor of claim 1 further comprising a fifth semiconductor region of said second conductivity type laterally surrounding and in contact with said fourth semiconductor region and serving as a deep body perimeter region and being formed at the same time as said third semiconductor region.
Claim 4
Dependent Claim
40 words
The transistor of claim 2 further comprising: at least one sixth semiconductor region of said second conductivity type, said sixth semiconductor region serving as a field limiting ring and lying within said first semiconductor region and surrounding said conductive gate.
Claim 5
Dependent Claim
21 words
The transistor of claim 3, wherein each of said conductive rings is electrically connected to one of said sixth semiconductor regions.
Claim 6
Dependent Claim
89 words
The transistor of claim 2, further comprising: at least one sixth semiconductor region of said second conductive type within said first semiconductor region, said sixth semiconductor region serving as a field limiting ring and surrounding said conductive gate and being formed during said step of forming said second semiconductor region; and a seventh semiconductor region of said first conductivity type within each of said sixth semiconductor regions, said seventh semiconductor region serving as a field limiting ring and being formed during said step of forming said fourth semiconductor region.
Claim 7
Dependent Claim
21 words
The transistor of claim 5 wherein each of said conductive rings is electrically connected to one of said seventh semiconductor regions.
Claim 8
Dependent Claim
99 words
The transistor of claim 1, further comprising: said third semiconductor region and said second semiconductor region being formed at the same time; a fifth semiconductor region of said first conductivity type within said third semiconductor region, an edge of said conductive ring defining an edge of said fifth semiconductor region, said fifth semiconductor region being formed during said step of forming said fourth semiconductor region; and a conductive layer overlying said third and said fifth semiconductor regions, said conductive layer being electrically connected to said first, third, and fifth semiconductor regions, said conductive layer serving as an equipotontial ring.
Claim 9
Dependent Claim
36 words
The transistor of claim 7 further comprising a sixth semiconductor region of said second conductivity type laterally surrounding said second and fourth semiconductor region, said sixth semiconductor region serving as a deep body device perimeter region.
Claim 10
Dependent Claim
50 words
The transistor of claim 8 further comprising at least one seventh semiconductor region of said second conductivity type within said first semiconductor region, said seventh semiconductor region serving as a field limiting ring and surrounding said conductive gate and being formed at the same time as said sixth semiconductor region.
Claim 11
Dependent Claim
21 words
The transistor of claim 91, wherein each of said conductive rings is electrically connected to one of said seventh semiconductor regions.
Claim 12
Dependent Claim
89 words
The transistor of claim 8, further comprising: at least one seventh semiconductor region of said second conductivity type within said first semiconductor region, said seventh semiconductor region serving as a field limiting ring and surrounding said conductive gate and being formed at the same time as said second semiconductor region; and an eighth semiconductor region of said first conductivity type within each of said seventh semiconductor regions; said eighth semiconductor region serving as a field limiting ring and being formed at the same time as said fourth semiconductor region.
Claim 13
Dependent Claim
21 words
The transistor of claim 11 wherein each of said conductive rings is electrically connected to one of said eighth semiconductor regions.
Claim 14
Dependent Claim
79 words
A transistor formed within a first semiconductor region of a first conductivity type, said transistor being laterally surrounded by an EQR comprising: a second semiconductor region of a second conductivity type formed in said first semiconductor region; a third semiconductor region of said first conductivity type formed wthin said second semiconductor region; and a first conductive layer formed on and electrically contacting said third semiconductor region, said first conductive layer also electrically contacting said second and first semiconductor regions.
Claim 15
Dependent Claim
79 words
A transistor formed within a first semiconductor region of a first conductivity type, said transistor being laterally surrounded by an EQR comprising: a second semiconductor region of a second conductivity type formed in said first semiconductor region; a third semiconductor region of said first conductivity type formed wthin said second semiconductor region; and a first conductive layer formed on and electrically contacting said third semiconductor region, said first conductive layer also electrically contacting said second and first semiconductor regions.
Claim 16
Dependent Claim
12 words
The transistor of claim 13 wherein said first conductive layer is metal.
Claim 17
Dependent Claim
42 words
The transistor of claim 13 further comprising a field limiting ring laterally surrounding said transistor, said first conductive layer laterally surrounding said field limiting ring, the edge of said field limiting ring defining an edge of said second and third semiconductor regions.
References Cited (Backward Citations)
US3909119A
Cited
US4145700A
Cited
US4158206A
Cited
US4374389A
Cited
US4345265A
Cited
US4300150A
Cited
US4414560A
Cited
US4567502A
Cited
US4468686A
Cited
US4443931A
Cited
US4631564A
Cited
US4609929A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-27 | 1992-09-26 | 1993-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-27 | 1996-09-26 | 1997-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-27 | 2000-09-26 | 2001-03-28 | $7700.00 | Window Closed / Lapsed |