← Back to Patent Explorer
US4414560A Expired / Lapsed US ⏱️ 0.0 years remaining

Floating guard region and process of manufacture for semiconductor reverse conducting switching device using spaced MOS transistors having a common drain region

Assignee: Infineon Technologies Americas Corp
•
Filing: 1980-11-17
•
Granted: 1983-11-08
•
Expires: 2000-11-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high-voltage, high current switching device is formed of two D-MOS transistors which are merged together to have a common drain and insulated metal gate. At the time P-type regions for the two D-MOS transistors are formed, a floating P-type region is formed between them. A field plate is used in combination with the floating guard region.

Inventors

  • 👤 Alexander Lidlou

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 03:27
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D12/00; H10D12/411; H10D12/415; H10D18/00; H10D18/80; H10D30/00; H10D30/60; H10D30/611; H10D30/64; H10D30/645; H10D30/65; H10D62/00; H10D62/10; H10D62/102; H10D62/103; H10D62/105; H10D62/106; H10D64/258

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 153 words
A metal oxide semiconductor type device for switching high voltage and high current circuits; said device comprising a body of semiconductor material of one conductivity type extending to a given depth and having a planar surface; first, second and third spaced regions of the other conductivity type formed in said body and terminating on said planar surface and having depths less than said given depth; said second region disposed between said first and third regions; fourth and fifth regions of said one conductivity type formed within said first and third regions respectively and extending to said planar surface; said first and fourth regions and said third and fifth regions defining respective first and second elongated laterial conduction channels; first and second gate electrodes insulated from and disposed above said first and second conduction channels and operable to invert said conduction channels to control their conductivity; said second region defining a floating guard region.
Claim 2
Dependent Claim 153 words
A metal oxide semiconductor type device for switching high voltage and high current circuits; said device comprising a body of semiconductor material of one conductivity type extending to a given depth and having a planar surface; first, second and third spaced regions of the other conductivity type formed in said body and terminating on said planar surface and having depths less than said given depth; said second region disposed between said first and third regions; fourth and fifth regions of said one conductivity type formed within said first and third regions respectively and extending to said planar surface; said first and fourth regions and said third and fifth regions defining respective first and second elongated laterial conduction channels; first and second gate electrodes insulated from and disposed above said first and second conduction channels and operable to invert said conduction channels to control their conductivity; said second region defining a floating guard region.
Claim 3
Dependent Claim 16 words
The device of claim 1, wherein said body consists of lightly doped N type silicon material.
Claim 4
Dependent Claim 33 words
The device of claim 1 which further includes first main electrode means connected to both said first and fourth regions and second main electrode means connected to both said third and fifth regions.
Claim 5
Dependent Claim 18 words
The device of claim 1 or 3 wherein said channels have parallel, elongated paths of closed rectangular shape.
Claim 6
Dependent Claim 34 words
The device of claim 4 which further includes a P-N guard ring of said other of said conductivity types formed in the surface containing said channels and enclosing the outer periphery of said device.

References Cited (Backward Citations)

US4286279A Cited
US4199774A Cited
US4331884A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-11-07 1987-05-09 1987-11-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-11-07 1991-05-09 1991-11-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-11-07 1995-05-09 1995-11-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag