Patent US4795657A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4795657A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating a programmable array

Assignee: Energy Conversion Devices Inc
•
Filing: 1985-04-08
•
Granted: 1989-01-03
•
Expires: 2005-04-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is disclosed a thin film photoprogrammable memory array with a substantially increased resistance associated with each cell of the array. First and second sets of orthogonally oriented address lines are formed on a substrate with the first set of address lines crossing the second set of address lines at insulated cross-overs. A plurality of amorphous silicon diodes are deposited on the members of the first set of address lines adjacent the insulated cross over points. Settable memory material, an optically programmable chalcogenide, is deposited in electrical contact with each of the amorphous silicon diodes and in electrical contact with a member of the second set of address lines adjacent the cross-over region. When the settable memory material has been set to its high conductivity state, the electrical resistance between the amorphous silicon diode and the adjacent member of the second set of address lines is proportional to an effective electrical length measured along the settable storage member. A method of making the improved array is also disclosed. In a preferred embodiment the array is made on a flexible substrate made of a synthetic polymeric resin.

Inventors

  • 👤 Napoleon P. Formigoni
  • 👤 Zvi Yaniv

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 15:49
CPC Classifications
G; G11; G11C; G11C13/00; G11C13/0002; G11C13/0004; H; H10; H10B; H10B63/00; H10B63/10; G11C2213/00; G11C2213/70; G11C2213/72

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 198 words
A method of forming a memory array comprising the steps of: providing a substrate; depositing a first set of spaced apart, substantially parallel address lines on said substrate; insulating a plurality of spaced cross-over regions on said first set of address lines; depositing a second set of spaced apart, substantially parallel address lines on said substrate at an angle to said first set of address lines so as to lie atop said insulated cross-over regions of said first set; depositing a plurality of spaced apart electrical isolation elements in electrical communication with a first one of said first and second sets of address lines, said isolation elements disposed between the cross-over regions thereof; and depositing a plurality of settable, substantially planar memory elements having a length dimension substantially greater than the thickness dimension thereof, said memory elements operatively disposed so as to establish series electrical communication through the length dimension thereof between a corresponding isolation element and the second one of said first and second sets of address lines; said memory elements made of a material capable of having the electrical conductivity thereof set from one conductivity state to another conductivity state by the application of programming energy.
Claim 2
Independent Claim 198 words
A method of forming a memory array comprising the steps of: providing a substrate; depositing a first set of spaced apart, substantially parallel address lines on said substrate; insulating a plurality of spaced cross-over regions on said first set of address lines; depositing a second set of spaced apart, substantially parallel address lines on said substrate at an angle to said first set of address lines so as to lie atop said insulated cross-over regions of said first set; depositing a plurality of spaced apart electrical isolation elements in electrical communication with a first one of said first and second sets of address lines, said isolation elements disposed between the cross-over regions thereof; and depositing a plurality of settable, substantially planar memory elements having a length dimension substantially greater than the thickness dimension thereof, said memory elements operatively disposed so as to establish series electrical communication through the length dimension thereof between a corresponding isolation element and the second one of said first and second sets of address lines; said memory elements made of a material capable of having the electrical conductivity thereof set from one conductivity state to another conductivity state by the application of programming energy.
Claim 3
Dependent Claim 19 words
The method of claim 1, including the further step of forming the settable memory elements from a chalcogenide material.
Claim 4
Dependent Claim 19 words
The method of claim 1, including the further step of forming the isolation elements from amorphous silicon alloy material.
Claim 5
Dependent Claim 18 words
The method of claim 1, including the further step of covering the array with a selected transparent material.
Claim 6
Dependent Claim 13 words
The method of claim 1, including the further step of photo-programming the array.

References Cited (Backward Citations)

US3271591A Cited
US3629863A Cited
US3699543A Cited
US3530441A Cited
US3827033A Cited
US4203123A Cited
US4226878A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-01-03 1992-07-04 1993-01-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-01-03 1996-07-04 1997-01-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-01-03 2000-07-04 2001-01-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag