Semiconductor device with input and/or output protective circuit

Claim 2

A semiconductor device comprising a semiconductor substrate of one conductivity type, a terminal means formed on an insulating film covering said substrate, a first semiconductor region of opposite conductivity type formed in said substrate, a first conductive means electrically connecting said terminal means to said first semiconductor region, a transistor forming portion provided in said substrate and including a plurality of transistors, a second conductive means electrically connecting said first semiconductor region to at least one of said transistors, a second semiconductor region of said opposite conductivity type formed in said substrate and interposed between said first semiconductor region and said transistor forming portion, said second semiconductor region having a depth larger than that of said first semiconductor region, and a third conductive means for supplying a bias potential to said second semiconductor region to reverse-bias a PN junction formed between said semiconductor region and said substrate, wherein said PN junction formed between said second semiconductor region and said substrate completely surrounds a PN junction of said first semiconductor region.

Claim 3

The semiconductor device as claimed in claim 1, wherein said first conductive means includes a polycrystalline silicon layer doped with impurities.

Claim 4

The semiconductor device as claimed in claim 1, wherein said one transistor is an insulated gate field effect transistor and the gate of said transistor is connected by said second conductive means to said first semiconductor region.

Claim 5

A semiconductor device comprising a semiconductor substrate of one conductivity type, an input terminal supplied with an input signal, a well region of opposite conductivity type formed in said substrate, an insulated gate field effect transistor formed in said well region, a first region of said opposite conductivity type formed in said substrate and having a junction depth shallower than said well region, a first conductive layer connecting said input terminal to said first region, a second conductive layer connecting said first region to the gate of said transistor, a second region of said opposite conductivity type formed in said substrate and disposed between said first region and said well region, said second region having a junction depth substantially equal to the junction depth of said well region and completely surrounding said first region, and a third conductive layer supplying said second region with a bias potential that reversely biases a PN junction formed between said second region and said substrate.

Claim 6

A semiconductor device comprising a semiconductor substrate of one conductivity type, an input terminal supplied with an input signal, a well region of opposite conductivity type formed in said substrate, an insulated gate field effect transistor formed in said well region, a first region of said opposite conductivity type formed in said substrate and having a junction depth shallower than said well region, a first conductive layer connecting said input terminal to said first region, a second conductive layer connecting said first region to the gate of said transistor, a second region of said opposite conductivity type formed in said substrate and disposed between said first region and said well region, said second region having a junction depth substantially equal to the junction depth of said well region and completely surrounding said first region, and a third conductive layer supplying said second region with a bias potential that reversely biases a PN junction formed between said second region and said substrate.

Claim 7

The semiconductor device as claimed in claim 4, wherein said third conductive layer is elongated along said second region and in contact with said second region at a plurality of points.

Claim 8

The semiconductor device as claimed in claim 4, wherein said first conductive layer is made of a polycrystalline semiconductor and each of said second and third conductive layers is made of a metal.

Claim 9

The semiconductor device as claimed in claim 4, wherein said substrate includes a first portion and a second portion formed on said first portion, said first portion having an impurity concentration larger than that of said second portion, said second region penetrating said second portion to reach said first portion.

Claim 10

A semiconductor device comprising a semiconductor substrate of one conductivity type, a well region of opposite conductivity type formed in said substrate, a first field effect transitor having source and drain regions of said one conductivity type formed in said well region, a second field effect transistor having source and drain regions of said opposite conductivity type formed in said substrate, a third field effect transistor having source and drain regions of said opposite conductivity type formed in said substrate separately from said second transistor, an input terminal, a polycrystalline semiconductor layer formed between said input terminal and one of said source and drain regions of said third transistor, a first conductor layer formed between said one of said source and drain regions of said third transistor and the gates of said first and second transistors, a semiconductor region of said opposite conductivity type formed in said substrate so as to surround said third transistor with a junction depth substantially equal to the junction depth of said well region, said semiconductor region completely surrounding said third transistor, and a second conductive layer supplying a bias potential to said semiconductor region to reverse-bias a PN junction formed between said semiconductor region and said substrate.

Claim 11

A semiconductor device comprising a semiconductor substrate of one conductivity type, a well region of opposite conductivity type formed in said substrate, a first field effect transitor having source and drain regions of said one conductivity type formed in said well region, a second field effect transistor having source and drain regions of said opposite conductivity type formed in said substrate, a third field effect transistor having source and drain regions of said opposite conductivity type formed in said substrate separately from said second transistor, an input terminal, a polycrystalline semiconductor layer formed between said input terminal and one of said source and drain regions of said third transistor, a first conductor layer formed between said one of said source and drain regions of said third transistor and the gates of said first and second transistors, a semiconductor region of said opposite conductivity type formed in said substrate so as to surround said third transistor with a junction depth substantially equal to the junction depth of said well region, said semiconductor region completely surrounding said third transistor, and a second conductive layer supplying a bias potential to said semiconductor region to reverse-bias a PN junction formed between said semiconductor region and said substrate.

Claim 12

The semiconductor device as claimed in claim 8, wherein the other of said source and drain regions of said third transistor is connected to the gate of said third transistor.

Claim 13

A semiconductor device comprising a semiconductor substrate of one conductivity type, a pad on an insulating film provided on said semiconductor substrate, a first region of an opposite conductivity type formed in said semiconductor substrate, a resistor layer of polycrystalline silicon on an insulating film provided on said substrate and electrically connected between said pad and said first region, an insulated gate field effect transistor formed in said semiconductor substrate and having a gate electrode electrically connected to said first region, and a second region of said oposite conductivity type formed in said semiconductor substrate and disposed between said first region and said insulated gate field effect transistor, said second region completely surrounding said first region in a plan view of the device.

Claim 14

A semiconductor device comprising a semiconductor substrate of one conductivity type, a pad on an insulating film provided on said semiconductor substrate, a first region of an opposite conductivity type formed in said semiconductor substrate, a resistor layer of polycrystalline silicon on an insulating film provided on said substrate and electrically connected between said pad and said first region, an insulated gate field effect transistor formed in said semiconductor substrate and having a gate electrode electrically connected to said first region, and a second region of said oposite conductivity type formed in said semiconductor substrate and disposed between said first region and said insulated gate field effect transistor, said second region completely surrounding said first region in a plan view of the device.

Claim 15

A semiconductor device comprising a semiconductor substrate of one conductivity type, an input pad formed on an insulating film over said semiconductor substrate, a first region of an opposite conductivity type formed in said dsemiconductor substrate and electrically coupled to said input pad, a field effect transistor formed in said semiconductor substrate and having a gate electrically connected to said first region, a second region of said opposite conductivity type formed in said semiconductor substrate in parallel with said first region, a gate electrode formed on an insulating layer covering a portion of said semiconductor substrate betweeen said first and second regions, said first region, said second region and said gate electrode forming another field effect transistor, means for electrically connecting said gate electrode and said second region to a reference voltage, and a third region of said opposite conductivity type disposed beteen said first region and said field effect transistor and completely surrounding said another field effect transistor in a plan view of the device.

Claim 16

A semiconductor device comprising a semiconductor substrate of one conductivity type, an input pad formed on an insulating film over said semiconductor substrate, a first region of an opposite conductivity type formed in said dsemiconductor substrate and electrically coupled to said input pad, a field effect transistor formed in said semiconductor substrate and having a gate electrically connected to said first region, a second region of said opposite conductivity type formed in said semiconductor substrate in parallel with said first region, a gate electrode formed on an insulating layer covering a portion of said semiconductor substrate betweeen said first and second regions, said first region, said second region and said gate electrode forming another field effect transistor, means for electrically connecting said gate electrode and said second region to a reference voltage, and a third region of said opposite conductivity type disposed beteen said first region and said field effect transistor and completely surrounding said another field effect transistor in a plan view of the device.