§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4723197A Expired / Lapsed US ⏱️ 0.0 years remaining

Bonding pad interconnection structure

Assignee: National Semiconductor Corp
•
Filing: 1985-12-16
•
Granted: 1988-02-02
•
Expires: 2005-12-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Semiconductor devices having bonding pads formed over active regions on the device are fabricated by providing protective layers between the bonding pad and the underlying active region(s). The first protective layer is formed from a polyimide material which can absorb shock resulting from tape automated bonding of the bonding pad. The second protective layer is formed from a puncture-resistant material, such as a plasma nitride, which will prevent penetration of the bonding pad resulting from the downward force applied during tape automated bonding. The bonding pad is connected to active regions or metallization pads on the device substrate by a metal interconnect having a vertical run and a lateral run. The vertical run penetrates the protective layers as well as any passivation layers which may be present, while the lateral run provides an offset for the bonding pad. In this way, the bonding pad and the active region of the substrate will be separated by the protective layers.

Inventors

  • 👤 Hem P. Takiar
  • 👤 Thomas George

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 02:46
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10W20/40; H10W20/45; H10W20/48; H10W72/941; H10W72/942

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 74 words
A semiconductor device comprising: a substrate having a surface upon which is located at least one metallization pad; a polyimide layer formed over said surface and said metallization pad; a puncture-resistant layer formed over said polyimide layer a metal interconnect vertically penetrating both the polyimide layer and the puncture-resistant layer to connect with said metallization pad, said interconnect extending laterally over the puncture-resistant layer and terminating at a location offset from said metallization pad.
Claim 2
Dependent Claim 74 words
A semiconductor device comprising: a substrate having a surface upon which is located at least one metallization pad; a polyimide layer formed over said surface and said metallization pad; a puncture-resistant layer formed over said polyimide layer a metal interconnect vertically penetrating both the polyimide layer and the puncture-resistant layer to connect with said metallization pad, said interconnect extending laterally over the puncture-resistant layer and terminating at a location offset from said metallization pad.
Claim 3
Dependent Claim 23 words
A semiconductor device as in claim 1, wherein at least one passivation layer is formed over the substrate and beneath the polyimide layer.
Claim 4
Dependent Claim 42 words
A semiconductor device as in claim 2 wherein said one passivation layer is composed of two individual component layers comprising a first silicon dioxide passivation layer and a second silicon nitride passivation layer formed over the substrate and beneath the polyimide layer.
Claim 5
Dependent Claim 16 words
A semiconductor device as in claim 1, wherein the polyimide layer is formed from polyimide-isoindroquinazalinedione (PIQ).
Claim 6
Dependent Claim 23 words
A semiconductor device as in claim 1, wherein the polyimide layer has a thickness in the range from about 1.0 to 2.0 μm.
Claim 7
Dependent Claim 20 words
A semiconductor device as in claim 1, wherein the puncture resistant layer is formed from silicon nitride or silicon oxynitride.
Claim 8
Dependent Claim 17 words
A semiconductor device as in claim 1, further comprising a passivation layer formed over the puncture-resistant layer.
Claim 9
Dependent Claim 27 words
A semiconductor device as in claim 7, further comprising a metal bonding pad structure formed at the termination of the metal interconnect and penetrating the passivation layer.
Claim 10
Dependent Claim 18 words
A semiconductor device as in claim 8, wherein the passivation layer is formed from silicon nitride or polyimide.

References Cited (Backward Citations)

US4063992A Cited
US4184909A Cited
US4330790A Cited
US4355463A Cited
US4470507A Cited
US4331740A Cited
US4423547A Cited
US4585490A Cited
US4424621A Cited
US4466183A Cited
US4587719A Cited
US4523372A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-02-01 1991-08-03 1992-02-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-02-01 1995-08-03 1996-02-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-02-01 1999-08-03 2000-02-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag