Patent US4682045A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4682045A Expired / Lapsed US ⏱️ 0.0 years remaining

Noise eliminating signal compensation circuit

Assignee: Faurecia Clarion Electronics Co Ltd
•
Filing: 1986-02-06
•
Granted: 1987-07-21
•
Expires: 2006-02-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A noise eliminating signal compensation circuit in an audio device such as a car radio is configured to produce a compensation signal having the same frequency and level as those of an entered signal for signal compensation during noise removal, so as never to degrade its signal compensation capacity during noise removal when the switching time for noise removal is relatively long with respect to the wavelength of the entered signal.

Inventors

  • 👤 Kiyoshi Amazawa
  • 👤 Akira Mori

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 22:10
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G3/345; H04; H04B; H04B1/00; H04B1/06; H04B1/10; H04B1/12; H04B1/123

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 337 words
A noise eliminating signal compensation circuit, comprising: input terminal means and output terminal means; switch means having an input coupled to said input terminal means and adapted to be turned on and off for respectively passing and blocking an input signal present at said input terminal means, said switch means having an output which is coupled to said output terminal means; noise detecting means coupled to said input terminal means for detecting a noise component intermittently present at said input terminal means and for respectively turning said switch means off and on in response to the presence and absence of said noise component; and signal compensation circuit means having an input coupled through a coupling capacitor to said output of said switch means for generating a compensation signal in response to said input signal, wherein said signal compensation circuit means includes signal generating means responsive to said input signal when said switch means is turned on for generating a frequency signal having a frequency equal to that of said input signal, includes level control means responsive to said input signal and said frequency signal for adjusting a level of said frequency signal to a level substantially equal to that of said input signal, said adjusted signal being said compensation signal, and includes response timing detecting means for detecting a response timing of said signal generating means and level control means relative to said input signal and for supplying said compensation signal from said level control means to holding means upon detection of the response timing, said holding means facilitating application of said compensation signal to said output terminal means when said switch means is turned off; wherein said coupling capacitor connected between said switch means and said signal compensation circuit means passes only high frequency signal components, and wherein said response timing detecting means includes a first switch which is connected between said level control means and said holding means and which is turned on by said response timing detecting means upon detection of the response timing.
Claim 2
Dependent Claim 337 words
A noise eliminating signal compensation circuit, comprising: input terminal means and output terminal means; switch means having an input coupled to said input terminal means and adapted to be turned on and off for respectively passing and blocking an input signal present at said input terminal means, said switch means having an output which is coupled to said output terminal means; noise detecting means coupled to said input terminal means for detecting a noise component intermittently present at said input terminal means and for respectively turning said switch means off and on in response to the presence and absence of said noise component; and signal compensation circuit means having an input coupled through a coupling capacitor to said output of said switch means for generating a compensation signal in response to said input signal, wherein said signal compensation circuit means includes signal generating means responsive to said input signal when said switch means is turned on for generating a frequency signal having a frequency equal to that of said input signal, includes level control means responsive to said input signal and said frequency signal for adjusting a level of said frequency signal to a level substantially equal to that of said input signal, said adjusted signal being said compensation signal, and includes response timing detecting means for detecting a response timing of said signal generating means and level control means relative to said input signal and for supplying said compensation signal from said level control means to holding means upon detection of the response timing, said holding means facilitating application of said compensation signal to said output terminal means when said switch means is turned off; wherein said coupling capacitor connected between said switch means and said signal compensation circuit means passes only high frequency signal components, and wherein said response timing detecting means includes a first switch which is connected between said level control means and said holding means and which is turned on by said response timing detecting means upon detection of the response timing.
Claim 3
Dependent Claim 150 words
The circuit of claim 1, wherein said signal generating means includes a voltage controlled oscillator having an input and an output, a phase shifting circuit having an input connected to said output of said voltage controlled oscillator and having an output, a phase detector circuit having an output and having two inputs which are respectively connected to said output of said phase shifting circuit and an end of said coupling capacitor remote from said switch means, an electronic second switch which is connected between said output of said phase detector circuit and said input of said voltage controlled oscillator and which is turned on and off by said noise detecting means in synchronism with said switch means, and a level holding capacitor connected between ground and said input of said voltage controlled oscillator, wherein a signal produced by said voltage controlled oscillator at said output thereof is said frequency signal.
Claim 4
Dependent Claim 189 words
The circuit according to claim 2, wherein said level control means includes a rectangular wave converter having an output and having an input connected to said output of said voltage controlled oscillator, a voltage controlled attenuator having a signal input connected to said output of said voltage controlled oscillator, having a control input, and having an output, a differential amplifier having an output and having two inputs respectively connected to said output of said voltage controlled attenuator and an end of said coupling capacitor remote from said switch means, a first synchronous detector circuit having an output and having two inputs respectively connectedd to said output of said differential amplifier and said output of said rectangular wave converter, an electronic third switch which is connected between said output of said first synchronous detector circuit and said control input of said voltage controlled attenuator and which is turned on and off by said noise detecting means in synchronism with said switch means, and a capacitor connected between ground and said control input of said voltage controlled attenuator, wherein said voltage controlled attenuator produces at said output thereof said compensation signal.
Claim 5
Dependent Claim 101 words
The circuit of claim 3, wherein said response timing detecting means includes a second synchronous detector circuit having an output and having two inputs respectively connected to said output of said rectangular wave converter and an end of said coupling capacitor remote from said switch means, a fourth switch which is connected between said output of said second synchronous detector circuit and a control input of said first switch and which is turned on and off by said noise detecting means in synchronism with said switch means, and a capacitor connected between ground and said control input of said first switch.
Claim 6
Dependent Claim 78 words
The circuit of claim 4, wherein said holding means includes a buffer amplifier of unity gain having an input connected to said first switch and having an output, a signal absorbing resistor having a first end connected to said output of said buffer amplifier and having a second end, and a holding capacitor having a first end connected to said second end of said resistor and having a second end connected to said output of said switch means.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-07-20 1991-01-19 1991-07-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-07-20 1995-01-19 1995-07-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-07-20 1999-01-19 1999-07-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag