US4531095A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Impulse noise reduction by linear interpolation having immunity to white noise
Assignee: Victor Company of Japan Ltd
•
Filing: 1984-03-02
•
Granted: 1985-07-23
•
Expires: 2004-03-02
Abstract
Abstract An analog audio signal is applied to a sampling pulse generator (2) which generates a sampling pulse in response to an impulse noise introduced to the signal and also to a first sample-and-hold circuit (5, 6, 7) which tracks the waveform of the audio signal when impulse noise is nonexistent and holds the signal in the capacitor (6) in response to the sampling pulse. A nonlinear transfer circuit (10) is provided to eliminate white noise contained in the analog signal from the first sample-and-hold circuit and feeds its output to a differentiator (11) to derive a signal representative of the slope ratio of the analog signal. A second sample-and-hold circuit (12) samples the slope ratio signal in response to the sampling pulse and applies the sampled signal to a bidirectional constant current source (8) which provides constant current charging and discharging of the capacitor (6) to linearly vary the voltage sampled by the first sample-and-hold circuit (12).
Inventors
- 👤 Yukinobu Ishigaki
- 👤 Kazutoshi Hirohashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 14:52
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G3/345
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
209 words
A noise reduction circuit having an input terminal to which an analog audio signal is applied and an output terminal from which a noise-suppressed audio signal is delivered, comprising: means coupled to said input terminal for generating a sampling pulse in response to an impulse noise introduced to said analog signal; a first sample-and-hold circuit having a capacitor, switch means provided in a signal transmission path from said input terminal to said output terminal and to said capacitor, said switch means being responsive to said sampling pulse for disconnecting said signal transmission path to said output terminal and to said capacitor for sampling said analog signal into said capacitor; a transfer circuit coupled to the output of the first sample-and-hold circuit, the transfer circuit having a nonlinear input-output characteristic for eliminating white noise; a differentiator coupled to the output of the transfer circuit for generating a signal representative of the slope ratio of said analog signal; a second sample-and-hold circuit coupled to the output of the differentiator for sampling said slope ratio signal in response to said sampling pulse; and a constant current charging and discharging circuit coupled to said capacitor for linearly charging and discharging said capacitor in response to the signal sampled by said second sample-and-hold circuit.
Claim 2
Dependent Claim
209 words
A noise reduction circuit having an input terminal to which an analog audio signal is applied and an output terminal from which a noise-suppressed audio signal is delivered, comprising: means coupled to said input terminal for generating a sampling pulse in response to an impulse noise introduced to said analog signal; a first sample-and-hold circuit having a capacitor, switch means provided in a signal transmission path from said input terminal to said output terminal and to said capacitor, said switch means being responsive to said sampling pulse for disconnecting said signal transmission path to said output terminal and to said capacitor for sampling said analog signal into said capacitor; a transfer circuit coupled to the output of the first sample-and-hold circuit, the transfer circuit having a nonlinear input-output characteristic for eliminating white noise; a differentiator coupled to the output of the transfer circuit for generating a signal representative of the slope ratio of said analog signal; a second sample-and-hold circuit coupled to the output of the differentiator for sampling said slope ratio signal in response to said sampling pulse; and a constant current charging and discharging circuit coupled to said capacitor for linearly charging and discharging said capacitor in response to the signal sampled by said second sample-and-hold circuit.
Claim 3
Dependent Claim
24 words
A noise reduction circuit as claimed in claim 1, wherein said transfer circuit comprises a pair of anti-parallel connected nonlinear unidirectionally conducting semiconductor devices.
Claim 4
Dependent Claim
77 words
A noise reduction circuit as claimed in claim 1, further comprising a low-pass filter and a high-pass filter, both of said filters having a common cut-off frequency and having their inputs coupled together to the output of said first sample-and-hold circuit, wherein said transfer circuit is coupled to the output of said high-pass filter, the output of said low-pass filter and the output of the transfer circuit being combined to form an input signal to said differentiator.
Claim 5
Dependent Claim
64 words
A noise reduction circuit as claimed in claim 1, wherein said charging and discharging circuit comprises a pair of transistors of opposite conductivity types connected in a series circuit between voltage supplies of opposite polarities, and a resistor network for biasing said transistors in response to the output signal from said second sample-and-hold circuit, a junction between said transistors being coupled to said capacitor.
Claim 6
Dependent Claim
50 words
A noise reduction circuit as claimed in claim 1, wherein a buffer amplifier having a low output impedance is provided in said signal transmission path between said input terminal and said switch means, said constant charging and discharging circuit having a large output impedance which is coupled to said capacitor.
Claim 7
Dependent Claim
35 words
A noise reduction circuit as claimed in claim 5, further comprising a second buffer amplifier having a high input impedance coupled in said signal transmission path from the first-mentioned buffer amplifier to said output terminal.
References Cited (Backward Citations)
US4305042A
Cited
US4311963A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-07-22 | 1989-01-21 | 1989-07-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-07-22 | 1993-01-21 | 1993-07-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-07-22 | 1997-01-21 | 1997-07-23 | $7700.00 | Window Closed / Lapsed |