US4555669A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Noise reduction by linear interpolation using a single sample-and-hold circuit
Assignee: Victor Company of Japan Ltd
•
Filing: 1984-07-20
•
Granted: 1985-11-26
•
Expires: 2004-07-20
Abstract
Abstract In a noise reduction circuit, a sample-and-hold circuit operating on a tracking mode is sampled in response to the occurrence of a noise impulse. The voltage sampled is stored in the capacitor of the sample-and-hold. A slope detector is responsive to the capacitor voltage for generating an output representative of the rate of variation of the capacitor voltage. A voltage-to-current converter is connected between the output of the slope detector and the capacitor for converting the voltage to a corresponding current and injecting the current to the capacitor when the rate of variation is positive and draining the current from the capacitor when the rate is negative.
Inventors
- 👤 Yasuomi Namiki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 00:35
CPC Classifications
H; H03; H03K; H03K17/00; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G3/345
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
165 words
A noise reduction circuit having an input terminal to which an information signal is applied and an output terminal, comprising: means connected to said input terminal for detecting a noise impulse introduced in said information signal and generating therefrom a sampling pulse time-coincident with the portion of the signal affected by the impulse; a sample-and-hold circuit connected between said input and output terminals, the sample-and-hold circuit including a capacitor and a switch for passing said information signal to said output terminal in the absence of said sampling pulse; a slope detector connected to be responsive to a voltage developed in said capacitor for generating a voltage representative of the rate of variation of the capacitor voltage; and a voltage-to-current converter connected between the output of said slope detector and said capacitor for converting said voltage to a corresponding current and injecting said current to said capacitor when the rate of variation is positive and draining said current from said capacitor when said rate is negative.
Claim 2
Dependent Claim
165 words
A noise reduction circuit having an input terminal to which an information signal is applied and an output terminal, comprising: means connected to said input terminal for detecting a noise impulse introduced in said information signal and generating therefrom a sampling pulse time-coincident with the portion of the signal affected by the impulse; a sample-and-hold circuit connected between said input and output terminals, the sample-and-hold circuit including a capacitor and a switch for passing said information signal to said output terminal in the absence of said sampling pulse; a slope detector connected to be responsive to a voltage developed in said capacitor for generating a voltage representative of the rate of variation of the capacitor voltage; and a voltage-to-current converter connected between the output of said slope detector and said capacitor for converting said voltage to a corresponding current and injecting said current to said capacitor when the rate of variation is positive and draining said current from said capacitor when said rate is negative.
Claim 3
Dependent Claim
18 words
A noise reduction circuit as claimed in claim 1, wherein said voltage-to-current converter comprises a constant current source.
Claim 4
Dependent Claim
51 words
A noise reduction circuit as claimed in claim 1, wherein said slope detector comprises a first differentiator connected to said sample-and-hold circuit and a second differentiator connected to said first differentiator, and means for combining outputs of said first and second differentiators and applying the combined output to said voltage-to-current converter.
Claim 5
Dependent Claim
125 words
A noise reduction circuit as claimed in claim 3, wherein said first differentiator has a time constant value greater than 1/(2πfm), where fm represents the highest frequency of said information signal so that the output of the first differentiator becomes substantially constant when said information signal has a frequency lower than 1/(2πT 1 ) where T 1 is said time constant value, and wherein said slope detector comprises an amplifier connected to be responsive to said combined differentiator output, the amplifier having such an amplification gain that when the frequency of said information signal is lower than 1/(2πT 1 ) a voltage at the output of said amplifier substantially equals a voltage developed in said capacitor, and wherein said voltage-to-current converter comprises an impedance element.
Claim 6
Dependent Claim
97 words
A noise reduction circuit as claimed in claim 4, further comprising a buffer amplifier connected between the output of said sample-and-hold circuit and said output terminal; and wherein the input of said slope detector is connected to the output of said buffer amplifier, and said sample-and-hold circuit includes an amplifier connected between said input terminal and said switch, the last-mentioned amplifier having a low output impedance which is presented to said capacitor in the absence of said sampling pulse to minimize the effect of said slope detector on said capacitor during the absence of said sampling pulse.
Claim 7
Dependent Claim
28 words
A noise reduction circuit as claimed in claim 1, further comprising delay means provided in a loop circuit in which said slope detector and voltage-to-current converter are connected.
References Cited (Backward Citations)
DE2262560A1
Cited
US4305042A
Cited
DE2929030A1
Cited
US4311963A
Cited
US4335322A
Cited
JPS5795728A
Cited
EP0103385A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-11-25 | 1989-05-27 | 1989-11-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-11-25 | 1993-05-27 | 1993-11-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-11-25 | 1997-05-27 | 1997-11-26 | $7700.00 | Window Closed / Lapsed |