US4678941A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Boost word-line clock and decoder-driver circuits in semiconductor memories
Assignee: International Business Machines Corp
•
Filing: 1985-04-25
•
Granted: 1987-07-07
•
Expires: 2005-04-25
Abstract
Abstract A CMOS boost word-line clock and decoder-driver circuit which can be used for CMOS DRAM's with substrate bias in addition to VDD supply. A boost word-line clock circuit including simple CMOS inverters is used for the word-line boost and the possible voltage overshoot, which usually occurs because of capacitor two-way boost, can be completely eliminated. Also, the circuit can be triggered by a single clock. A high performance decoder circuit is provided in combination with the aforesaid CMOS boost word-line clock circuit, such decoder using NMOS pass-gate in the decoder driver and providing fast word-line boosting. The timing between the decoder and the word-line clock activation is not crucial.
Inventors
- 👤 Hu H. Chao
- 👤 Nicky C. Lu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 07:05
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/08; G11C8/10; G11C8/18
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
265 words
A boost word-line clock generator and decoder-driver structure for a semiconductor memory of the type including a row circuit clock signal Φ " RAS a reset clock signal Φ B , comprising: a boost word-line clock generator circuit including means responsive to said Φ " RAS and Φ B signals for producing a boost circuit preset clock signal Φ C , and a boost trigger clock signal ΦD, means responsive to said Φ C signal for producing a delayed Φ C signal, means for summing said delayed Φ C and Φ D signal, means for producing a delayed Φ D signal, means responsive to said Φ B signal for producing a delayed Φ B signal, means for providing a first NAND function on said delay Φ B signal and delayed Φ D signals, an external boosting means connected to the output of said NAND means for producing an external boost signal, means for providing a second NAND function on the outputs of said second summing means and said external boost signal, an internal boost circuit connected to the output of said second NAND means for producing an internal boost signal, a clock driver circuit responsive to said delayed Φ C signal, the output of said external boost circuit, the output of said internal boost circuit and the output of said summing means for producing a word-line boosting clock signal, and a decoder-driver means conncted to the output of said clock driver circuit of said word-line clock generator circuit, for decoding word-line input signals for producing boost word-line signals for output word-lines of said semiconductor memory.
Claim 2
Dependent Claim
265 words
A boost word-line clock generator and decoder-driver structure for a semiconductor memory of the type including a row circuit clock signal Φ " RAS a reset clock signal Φ B , comprising: a boost word-line clock generator circuit including means responsive to said Φ " RAS and Φ B signals for producing a boost circuit preset clock signal Φ C , and a boost trigger clock signal ΦD, means responsive to said Φ C signal for producing a delayed Φ C signal, means for summing said delayed Φ C and Φ D signal, means for producing a delayed Φ D signal, means responsive to said Φ B signal for producing a delayed Φ B signal, means for providing a first NAND function on said delay Φ B signal and delayed Φ D signals, an external boosting means connected to the output of said NAND means for producing an external boost signal, means for providing a second NAND function on the outputs of said second summing means and said external boost signal, an internal boost circuit connected to the output of said second NAND means for producing an internal boost signal, a clock driver circuit responsive to said delayed Φ C signal, the output of said external boost circuit, the output of said internal boost circuit and the output of said summing means for producing a word-line boosting clock signal, and a decoder-driver means conncted to the output of said clock driver circuit of said word-line clock generator circuit, for decoding word-line input signals for producing boost word-line signals for output word-lines of said semiconductor memory.
Claim 3
Dependent Claim
117 words
A boost word-line clock generator and decoder-driver structure for a semiconductor memory of the type including a row circuit clock signal Φ " RAS and a reset clock signal Φ B , according to claim 1 wherein said means responsive to said Φ " RAS and Φ B signals for producing said clock signals Φ C and Φ D includes means for summing said Φ " RAS and Φ B signals a first delay means connected to said summing means for delaying said summed signal therefrom to produce said boost circuit preset clock signal Φ C , a second delay means responsive to said Φ C signal for producing said boost trigger clock signal Φ D .
Claim 4
Dependent Claim
88 words
A boost word-line clock generator and decoder-driver structure for a semiconductor memory of the type including a row circuit clock signal Φ " RAS and a reset clock signal Φ B , according to claim 2 wherein said clock driver circuit includes a first transistor device connected to the outputs of said means for producing said delayed Φ C signal, the output of said external boost circuit, the output of said internal boost circuit, and the output of said summing means for producing said word-line boosting clock signal.
Claim 5
Dependent Claim
75 words
A boost word-line clock generator and decoder-driver structure for a semiconductor memory of the type including a row circuit clock signal Φ " RAS a reset clock signal Φ B , according to claim 3 wherein said a decoder-driver means includes a decoder circuit connected to the output of said clock circuit, for decoding word-line input signals and first and second decoder-driver circuits connected between said decoder circuit and output word-lines of said semiconductor memory.
Claim 6
Dependent Claim
52 words
A boost word-line clock generator and decoder structure according to claim 4 wherein said first and second decoder-driver circuits each includes a pass-gate device responsive to said word-line boosting clock signal and connected to said associated output word-line for fast discharge of said word-line in response to said word-line boosting clock signal.
Claim 7
Dependent Claim
80 words
A boost word-line clock generator and decoder structure according to claim 5 wherein said boost word-line clock generator circuit, said decoder circuit and said first and second decoder-driver circuits are fabricated and disposed on a semiconductor substrate and said structure includes means for biasing said substrate at a bias voltage VDD and wherein said structure further includes means for biasing pass-gate devices in said first and second decoder-driver circuits at a negative voltage with respect to said VDD bias voltage.
References Cited (Backward Citations)
US3778784A
Cited
US3852625A
Cited
US3943377A
Cited
US3801831A
Cited
US3947829A
Cited
US4000412A
Cited
US3999081A
Cited
US3982138A
Cited
US4029973A
Cited
US4045691A
Cited
US4061929A
Cited
US4156938A
Cited
US4145622A
Cited
US4194130A
Cited
US4330719A
Cited
US4344005A
Cited
US4309629A
Cited
US4216390A
Cited
US4264828A
Cited
US4200917A
Cited
US4259731A
Cited
US4433257A
Cited
US4429374A
Cited
US4496850A
Cited
US4571503A
Cited
US4514829A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-06 | 1991-01-05 | 1991-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-06 | 1995-01-05 | 1995-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-06 | 1999-01-05 | 1999-07-07 | $7700.00 | Window Closed / Lapsed |