Patent US4676840A successfully refreshed from Google Patents.
US4676840A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of capless annealing for group III-V compound semiconductor substrate
Assignee: NEC Compound Semiconductor Devices Ltd
•
Filing: 1985-09-03
•
Granted: 1987-06-30
•
Expires: 2005-09-03
Abstract
Abstract A method of capless annealing for an ion implanted substrate of a group III-V compound semiconductor, wherein said ion implanted substrate is placed in an inert ambient with a temperature ranging between 500 to 1000 degrees centigrade and a pressure ranging from 30 to 90 atmospheres, thereby increasing the deep energy level EL 2 concentration in the surface portion of a semiconductor substrate. The resistivity of the compound semiconductor substrate is increased in accordance with the deep energy level EL 2 concentration. This method is conducive to maintenance of the isolation between adjacent semiconductor elements fabricated on the group III-V compound semiconductor substrate.
Inventors
- 👤 Takao Matsumura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 15:48
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/90; H10P95/904; Y; Y10; Y10S; Y10S148/00; Y10S148/084
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
66 words
A method of forming a compound semiconductor device, comprising the steps of: selectively implanting impurity ions into a compound semiconductor substrate to form electrical element regions electrically separated by isolation regions of said compound semiconductor substrate; and annealing said ion implanted substrate in an inert ambient at a temperature ranging between 500 and 1000 degrees centigrade and at a pressure ranging between 30 to 90 atmospheres.
Claim 2
Independent Claim
66 words
A method of forming a compound semiconductor device, comprising the steps of: selectively implanting impurity ions into a compound semiconductor substrate to form electrical element regions electrically separated by isolation regions of said compound semiconductor substrate; and annealing said ion implanted substrate in an inert ambient at a temperature ranging between 500 and 1000 degrees centigrade and at a pressure ranging between 30 to 90 atmospheres.
Claim 3
Dependent Claim
41 words
A method as set forth in claim 1, in which at least two ion implanted substrates are placed in said inert ambient, both of said ion implanted substrates having respective ion implanted surface portions held in face-to-face contact with each other.
Claim 4
Dependent Claim
22 words
A method as set forth in claim 1, in which said ion implanted substrate is formed of a group III-V compound semiconductor.
Claim 5
Dependent Claim
33 words
A method as set forth in claim 3, in which said inert ambient is formed of an inert gas selected from the group of helium, neon, argon, krypton, xenon, nitrogen and mixtures thereof.
Claim 6
Dependent Claim
22 words
A method as set forth in claim 3, in which said inert ambient is formed in a furnace of pyrolytic boron nitride.
Claim 7
Dependent Claim
20 words
A method as set forth in claim 3, in which said inert ambient is formed in a furnace of quartz.
Claim 8
Dependent Claim
38 words
A method as set forth in claim 3, in which said ion implanted substrate is formed of a compound semiconductor selected from the group of gallium arsenide compound, gallium phosphide compound, gallium antimonide compound and indium arsenide compound.
Claim 9
Dependent Claim
32 words
A method of annealing as set forth in claim 7, in which said ion implanted substrate is placed in said inert ambient for a time ranging between 10 minutes and 10 hours.
Claim 10
Independent Claim
80 words
A method of forming a gallium arsenide compound semiconductor device, comprising the steps of: selectively implanting impurity ions into a gallium arsenide substrate to form electrical element regions electrically separated by isolation regions of said gallium arsenide substrate; and annealing said ion implanted gallium arsenide substrate in an inert ambient at a temperature ranging between 500 and 1000 degrees centigrade and at a pressure ranging between 30 to 90 atmospheres, for a time ranging between 10 minutes and 10 hours.
Claim 11
Independent Claim
80 words
A method of forming a gallium arsenide compound semiconductor device, comprising the steps of: selectively implanting impurity ions into a gallium arsenide substrate to form electrical element regions electrically separated by isolation regions of said gallium arsenide substrate; and annealing said ion implanted gallium arsenide substrate in an inert ambient at a temperature ranging between 500 and 1000 degrees centigrade and at a pressure ranging between 30 to 90 atmospheres, for a time ranging between 10 minutes and 10 hours.
References Cited (Backward Citations)
US4174982A
Cited
US4265661A
Cited
US4312681A
Cited
US4357180A
Cited
US4489480A
Cited
US4473939A
Cited
US4494995A
Cited
US4544417A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-29 | 1990-12-29 | 1991-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-29 | 1994-12-29 | 1995-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-29 | 1998-12-29 | 1999-06-30 | $7700.00 | Window Closed / Lapsed |