US4667285A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microcomputer unit
Assignee: Fujitsu Ltd
•
Filing: 1982-12-14
•
Granted: 1987-05-19
•
Expires: 2002-12-14
Abstract
Abstract A microcomputer unit containing therein a plurality of registers each with an address allotted in advance. The registers can be accessed for monitoring by an external address signal when the allotted address thereof and the external address signal coincide with each other. In this case, operation of the microcomputer is stopped by an external HALT signal and then the content of the register to be monitored is read by a monitor (MNT) signal MNT, so that the content thereof is fed externally from the microcomputer unit.
Inventors
- 👤 Tetsuo Suzuki
- 👤 Sinji Nishikawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:25
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3656; G06F11/22
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
307 words
A microcomputer unit, comprising: general response registers each allotted an address respectively and being written into and read out from during a normal mode; a common bus operatively connected to the registers; port means, operatively connected to external pins of the microcomputer unit and said common bus, for communication between the inside and outside of the microcomputer unit, said port means comprising: a first port, operatively connected to said common bus, receiving an address signal for specifying a desired register to be monitored; and a second port, operatively connected to said common bus, for outputting the content read from the register to be monitored; a first terminal for receiving an external halt signal for halting operation of the microcomputer unit; a second terminal for receiving a monitor signal; microprocessor means, operatively connected to said common bus and said first terminal, for processing instructions using the common bus in the normal mode and halting in a halt state, during which instructions are not processed, in dependence on the halt signal when in the normal and a monitor mode; and control circuits provided for and each operatively connected to said common bus, the respective one of said registers and said second terminal, for detecting, during the monitor mode, whether the address signal on said common bus coincides with the address allotted to one of the registers to be monitored and transferring a content of the one of the registers corresponding to the address signal, via said common bus, to said second port in response to said monitor signal without changing the halt state of said microprocessor means, each control circuit comprising at least an address decoder receiving said external address signal, transferred on said common bus and producing a selection signal for the corresponding register, so that the content of the corresponding register is fed to said common bus.
Claim 2
Dependent Claim
307 words
A microcomputer unit, comprising: general response registers each allotted an address respectively and being written into and read out from during a normal mode; a common bus operatively connected to the registers; port means, operatively connected to external pins of the microcomputer unit and said common bus, for communication between the inside and outside of the microcomputer unit, said port means comprising: a first port, operatively connected to said common bus, receiving an address signal for specifying a desired register to be monitored; and a second port, operatively connected to said common bus, for outputting the content read from the register to be monitored; a first terminal for receiving an external halt signal for halting operation of the microcomputer unit; a second terminal for receiving a monitor signal; microprocessor means, operatively connected to said common bus and said first terminal, for processing instructions using the common bus in the normal mode and halting in a halt state, during which instructions are not processed, in dependence on the halt signal when in the normal and a monitor mode; and control circuits provided for and each operatively connected to said common bus, the respective one of said registers and said second terminal, for detecting, during the monitor mode, whether the address signal on said common bus coincides with the address allotted to one of the registers to be monitored and transferring a content of the one of the registers corresponding to the address signal, via said common bus, to said second port in response to said monitor signal without changing the halt state of said microprocessor means, each control circuit comprising at least an address decoder receiving said external address signal, transferred on said common bus and producing a selection signal for the corresponding register, so that the content of the corresponding register is fed to said common bus.
Claim 3
Dependent Claim
73 words
A microcomputer unit as set forth in claim 1, wherein each control circuit generates a data read enable signal, each register includes, at its output, first transfer gates, and each address decoder includes, at its output, a 2-input AND gate, which output controls the on and off operation of the first transfer gates, the 2-input AND gate receiving, at one input, said selection signal and, at another input, the data read enable signal.
Claim 4
Dependent Claim
63 words
A microcomputer unit as set forth in claim 2, wherein said control circuit generates an address latch enable signal, wherein said first port includes second transfer gates connected to said common bus, and wherein said decoder includes third transfer gates connected to said bus line, and said second and third transfer gates are turned on and off by an address latch enable signal.
Claim 5
Dependent Claim
38 words
A microcomputer unit as set forth in claim 3, wherein said second port includes fourth transfer gates connected to said common bus, and the fourth transfer gates are turned on and off by said data read enable signal.
Claim 6
Dependent Claim
76 words
A microcomputer unit as set forth in claim 4, wherein said control circuit generates a data output enable signal, and wherein second port includes switchers connected to said fourth transfer gates, the switchers are controlled by the data output enable signal, and the switchers transfer said content of the register to be monitored and an instruction fetch address signal which is an address of an instruction to be executed next after completion of a monitor operation.
Claim 7
Dependent Claim
69 words
A microcomputer unit as set forth in claim 5, wherein first said halt signal is externally supplied, second said external address signal is supplied, third said monitor signal is externally supplied, fourth said address latch enable signal is generated in the microcomputer unit, fifth said selection signal is generated therein, sixth said data read enable signal is generated therein, and seventh said data output enable signal is generated therein.
Claim 8
Dependent Claim
38 words
A microcomputer unit as set forth in claim 1, wherein said first port for receiving said external address signal and said second port for producing the content of the register to be monitored are common and activated alternately.
Claim 9
Dependent Claim
185 words
A microcomputer unit, comprising: a first terminal for receiving a halt signal; a second terminal for receiving a monitor signal; a common bus; a first port, operatively connected to said common bus, for outputting an address of a next instruction from said common bus; a second port, operatively connected to said common bus, for receiving a register address; microprocessor means, including a general purpose register and operatively connected to said first and second terminals and said first and second ports via said common bus, said microprocessor means for processing instructions over the common bus and halting in dependence upon the halt signal in a halt state during which instructions are not processed; and control means, operatively connected to said first terminal, said common bus and said microprocessor means, for outputting the contents of the general purpose register to said first port via said common bus in dependence upon the halt signal, the monitor signal and the register address, the contents being the contents at the time the halt signal is received and the contents being transferred without changing the halt state of said microprocessor means.
Claim 10
Dependent Claim
185 words
A microcomputer unit, comprising: a first terminal for receiving a halt signal; a second terminal for receiving a monitor signal; a common bus; a first port, operatively connected to said common bus, for outputting an address of a next instruction from said common bus; a second port, operatively connected to said common bus, for receiving a register address; microprocessor means, including a general purpose register and operatively connected to said first and second terminals and said first and second ports via said common bus, said microprocessor means for processing instructions over the common bus and halting in dependence upon the halt signal in a halt state during which instructions are not processed; and control means, operatively connected to said first terminal, said common bus and said microprocessor means, for outputting the contents of the general purpose register to said first port via said common bus in dependence upon the halt signal, the monitor signal and the register address, the contents being the contents at the time the halt signal is received and the contents being transferred without changing the halt state of said microprocessor means.
Claim 11
Dependent Claim
145 words
A microcomputer unit as set forth in claim 8, wherein said control means comprises: control signal means, operatively connected to said first and second terminals, for generating transfer control signals; first transfer means, operatively connected to said second port and said control signal means, for transferring the register address in dependence upon the transfer control signals; decoder means, operatively connected to said first transfer means, for generating a selection signal in dependence upon the register address; an AND gate, operatively connected to said decoder means and said control signal means, for passing the selection signal therethrough in dependence upon the transfer control signals; and second transfer means, operatively connected to said register, said AND gate, said first port and said control signal means, for transferring the contents of said register to said first port in dependence upon the selection signal and the transfer control signals.
Claim 12
Dependent Claim
73 words
A microcomputer unit as set forth in claim 9, wherein said control signal means comprises: a first logic circuit operatively connected to said first and second terminals; a first flip-flop operatively connected to said first logic circuit; a second logic circuit operatively connected to said first flip-flop, said first transfer means and said AND gate; and a second flip-flop operatively connected to said first and second logic circuits and said second transfer means.
Claim 13
Dependent Claim
20 words
A microcomputer unit as set forth in claim 10, wherein said first and second ports comprise a single input/output port.
Claim 14
Dependent Claim
18 words
A microcomputer unit as recited in claim 8, wherein said microcomputer unit is a single chip microcomputer unit.
References Cited (Backward Citations)
US3962683A
Cited
US3757308A
Cited
US3921142A
Cited
US4023142A
Cited
US4153933A
Cited
US4112490A
Cited
US4128873A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-05-18 | 1990-11-17 | 1991-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-05-18 | 1994-11-17 | 1995-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-05-18 | 1998-11-17 | 1999-05-19 | $7700.00 | Window Closed / Lapsed |