← Back to Patent Explorer
US4599118A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making MOSFET by multiple implantations followed by a diffusion step

Assignee: Thomson Components-Mostek Corp
•
Filing: 1984-09-24
•
Granted: 1986-07-08
•
Expires: 2004-09-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A short channel metal oxide semiconductor transistor device is processed without undesirable short channel effects, such as VT falloff and with a reasonable source-drain operating voltage support. In a substrate lightly doped with P-type conductivity material and source and drain region heavily doped with an N-type conductivity material, two lightly doped N- regions are disposed between the edge of the gate and the source and drain regions. A channel region is more heavily doped with P-type material than the substrate. Two regions extend from opposite sides of the channel region to an area generally below the two N- regions and above the substrate, which regions are more heavily doped than the channel regions.

Inventors

  • 👤 Yu-Pin Han
  • 👤 Tsiu C. Chan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 11:47
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/0229; H10D30/60; H10D30/601; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10P; H10P30/00; H10P30/20; Y; Y10; Y10S; Y10S148/00; Y10S148/082

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 215 words
A method for manufacturing a metal oxide semiconductor transistor device comprising: providing a semiconductor substrate of a first conductivity type; forming a first insulating layer of silicon dioxide on an active surface of the substrate; implanting ions of a first conductivity type into said substrate; depositing a layer of polysilicon on said first insulating layer; implanting ions of a second conductivity type through said polysilicon layer; growing a second region of silicon dioxide, said silicon dioxide region being grown over said polysilicon layer; placing a photoresistive mask over said second oxidation layer for forming a gate of the semiconductor device; etching a predetermined portion of said second oxidation layer; plasma etching said polysilicon layer; removing a predetermined portion of said polysilicon layer underneath said second silicon dioxide layer; etching said second layer of silicon dioxide; stripping said photoresist area from said second oxidation layer; implanting ions of the second conductivity type; implanting ions of the first conductivity type; etching said second layer of silicon dioxide overhanging said polysilicon gate layer; etching said first layer of silicon dioxide surrounding said polysilicon gate layer; implanting ions of said first conductivity type; implanting ions of said second conductivity type; diffusing the implanted ions into said substrate; and oxidizing the active surface of said substrate, including said polysilicon gate.
Claim 2
Independent Claim 215 words
A method for manufacturing a metal oxide semiconductor transistor device comprising: providing a semiconductor substrate of a first conductivity type; forming a first insulating layer of silicon dioxide on an active surface of the substrate; implanting ions of a first conductivity type into said substrate; depositing a layer of polysilicon on said first insulating layer; implanting ions of a second conductivity type through said polysilicon layer; growing a second region of silicon dioxide, said silicon dioxide region being grown over said polysilicon layer; placing a photoresistive mask over said second oxidation layer for forming a gate of the semiconductor device; etching a predetermined portion of said second oxidation layer; plasma etching said polysilicon layer; removing a predetermined portion of said polysilicon layer underneath said second silicon dioxide layer; etching said second layer of silicon dioxide; stripping said photoresist area from said second oxidation layer; implanting ions of the second conductivity type; implanting ions of the first conductivity type; etching said second layer of silicon dioxide overhanging said polysilicon gate layer; etching said first layer of silicon dioxide surrounding said polysilicon gate layer; implanting ions of said first conductivity type; implanting ions of said second conductivity type; diffusing the implanted ions into said substrate; and oxidizing the active surface of said substrate, including said polysilicon gate.
Claim 3
Dependent Claim 39 words
The method of making a metal oxide semiconductor transistor device of claim 1, wherein the implantation of ions of the first conductivity type are boron ions and the implantation of ions of the second conductivity type are arsenic ions.

References Cited (Backward Citations)

US4078947A Cited
US4149904A Cited
US4198250A Cited
US4366495A Cited
US4282646A Cited
US4376947A Cited
US4317273A Cited
US4342149A Cited
US4354307A Cited
US4420870A Cited
US4488351A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-07-07 1990-01-06 1990-07-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-07-07 1994-01-06 1994-07-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-07-07 1998-01-06 1998-07-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag