← Back to Patent Explorer
US4581551A Expired / Lapsed US ⏱️ 0.0 years remaining

Input/output circuit for use with various voltages

Assignee: Motorola Solutions Inc
•
Filing: 1984-03-28
•
Granted: 1986-04-08
•
Expires: 2004-03-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An I/O circuit is provided having a terminal for either receiving an input signal or providing an output signal. In one form, the circuit may be utilized in a system with multiple I/O circuits coupled via a two-wire interconnection having a common ground conductor throughout the system. Input signal levels are sensed within a narrow voltage range referenced, in part, to the V be of a bipolar transistor and independent of the power supply voltage of other interconnected circuits. In response to an enable signal, a differential amplifier provides an output drive signal proportional to the difference between the signal at the terminal and a reference voltage. The output drive signal is coupled to a driver stage which provides a predetermined limited current at the terminal, thereby providing an output signal. A voltage limiter allows the circuit to use bipolar transistors in a P-well CMOS process and to receive input voltages greater than the supply voltage of the circuit.

Inventors

  • 👤 Jules D. Campbell, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 18:30
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/026

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 178 words
An input/output circuit having a terminal for either receiving an input signal or providing an output signal, comprising: differential amplifier means having a noninverting input coupled to the terminal, an inverting input, and an output, the differential amplifier having a predetermined offset voltage between the noninverting and inverting inputs and providing in response to a control signal an output voltage which is proportional to a differential input voltage potential between the inverting and noninverting inputs; output driver means having an output, for providing a driver output signal in response to both the output voltage of the differential amplifier and an output enable signal; current sensing means coupled between the terminal and the output of the output driver means, for regulating the driver output signal and limiting current at the terminal; and reference voltage means coupled between the inverting input of the differential amplifier means and the output of the output driver means, for coupling an input voltage having a predetermined relationship to the magnitude of the driver output signal to the inverting input of the differential amplifier means.
Claim 2
Dependent Claim 178 words
An input/output circuit having a terminal for either receiving an input signal or providing an output signal, comprising: differential amplifier means having a noninverting input coupled to the terminal, an inverting input, and an output, the differential amplifier having a predetermined offset voltage between the noninverting and inverting inputs and providing in response to a control signal an output voltage which is proportional to a differential input voltage potential between the inverting and noninverting inputs; output driver means having an output, for providing a driver output signal in response to both the output voltage of the differential amplifier and an output enable signal; current sensing means coupled between the terminal and the output of the output driver means, for regulating the driver output signal and limiting current at the terminal; and reference voltage means coupled between the inverting input of the differential amplifier means and the output of the output driver means, for coupling an input voltage having a predetermined relationship to the magnitude of the driver output signal to the inverting input of the differential amplifier means.
Claim 3
Dependent Claim 83 words
The circuit of claim 1 wherein said reference voltage means comprise: voltage limiting means having an input coupled to the output of the output driver means, for limiting voltage to an output of the voltage limiting means; and voltage follower means having an input coupled to the output of the voltage limiting means, and an output coupled to the inverting input of the differential amplifier means, for providing a follower voltage having a magnitude related to the magnitude of the driver output signal.
Claim 4
Dependent Claim 40 words
The circuit of claim 2 further comprising: inverter means having an input coupled to the output of the voltage follower means, and an output for providing a logic signal indicative of the logic level of the voltage at the terminal.
Claim 5
Dependent Claim 72 words
The circuit of claim 2 wherein the voltage follower means is a transistor follower comprising: a transistor having a first current electrode coupled to a first supply voltage, a control electrode coupled to the output of the voltage limiting means, and a second current electrode; and a current sink having a first terminal coupled to the second current electrode of the transistor, and a second terminal coupled to a second supply voltage.
Claim 6
Dependent Claim 13 words
The circuit of claim 4 wherein the transistor is a bipolar NPN transistor.
Claim 7
Dependent Claim 49 words
The circuit of claim 2 wherein the voltage limiting means comprise: a transistor having a first current electrode coupled to the output of the driver means, a second current electrode coupled to the input of the the voltage follower means, and a control electrode coupled to a predetermined voltage.
Claim 8
Dependent Claim 14 words
The circuit of claim 6 wherein the transistor is an N-channel MOS field-effect transistor.
Claim 9
Dependent Claim 39 words
The circuit of claim 1 wherein the current sensing means further comprise: a current sensing resistor having a first resistor terminal coupled to the output of the output driver means, and a second resistor terminal coupled to the terminal.
Claim 10
Dependent Claim 82 words
The circuit of claim 1 wherein the output driver means comprise: a first transistor having a first current electrode coupled to a first supply voltage, a second current electrode coupled to the current sensing means, and a control electrode coupled to the output of the differential amplifier means; and a second transistor having a first current electrode coupled to the current sensing means, a second current electrode coupled to a second supply voltage, and a control electrode coupled to the control signal.
Claim 11
Dependent Claim 211 words
An input/output circuit having a terminal for either receiving an input signal or providing an output signal, comprising: a differential amplifier having a noninverting input coupled to the terminal, an inverting input, and an output, for providing, in response to an enable signal, an output signal which is proportional to a difference in input voltage potential between the inverting and noninverting inputs; a first transistor coupled to the differential amplifier for selectively providing a first driver output signal in response to the output signal of the differential amplifier means; a second transistor coupled to a supply voltage terminal for selectively providing a second driver output signal in response to the enable signal; current sensing means having a first terminal coupled to both the first and second transistors, and a second terminal coupled to the terminal, for regulating the first and second driver output signals and for limiting current at the terminal; and reference voltage means coupled between the first terminal of the current sensing means and the inverting input of the differential amplifier means, said reference voltage means having a voltage follower for providing a follower voltage having a magnitude related to the magnitude of the first and second driver output signals to the inverting input of the differential amplifier means.
Claim 12
Dependent Claim 211 words
An input/output circuit having a terminal for either receiving an input signal or providing an output signal, comprising: a differential amplifier having a noninverting input coupled to the terminal, an inverting input, and an output, for providing, in response to an enable signal, an output signal which is proportional to a difference in input voltage potential between the inverting and noninverting inputs; a first transistor coupled to the differential amplifier for selectively providing a first driver output signal in response to the output signal of the differential amplifier means; a second transistor coupled to a supply voltage terminal for selectively providing a second driver output signal in response to the enable signal; current sensing means having a first terminal coupled to both the first and second transistors, and a second terminal coupled to the terminal, for regulating the first and second driver output signals and for limiting current at the terminal; and reference voltage means coupled between the first terminal of the current sensing means and the inverting input of the differential amplifier means, said reference voltage means having a voltage follower for providing a follower voltage having a magnitude related to the magnitude of the first and second driver output signals to the inverting input of the differential amplifier means.
Claim 13
Dependent Claim 14 words
The circuit of claim 10 wherein said first transistor is a bipolar NPN transistor.
Claim 14
Dependent Claim 41 words
The circuit of claim 10 further comprising: inverter means having an input coupled to the follower voltage of the reference voltage means, and an output for providing a logic signal indicative of the logic level of the voltage at the terminal.

References Cited (Backward Citations)

US4168442A Cited
US4306163A Cited
US4178620A Cited
US4344002A Cited
US4288831A Cited
US4275313A Cited
US4363068A Cited
US4479067A Cited
US4347447A Cited
US4413194A Cited
US4543494A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-07 1989-10-07 1990-04-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-07 1993-10-07 1994-04-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-07 1997-10-07 1998-04-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag