US4344002A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Detection circuit and structure therefor
Assignee: Supertex LLC
•
Filing: 1979-11-13
•
Granted: 1982-08-10
•
Expires: 1999-11-13
Abstract
Abstract A detection circuit particularly adapted as a smoke detector employs a minimum number of components by a CMOS integrated circuit which receives directly the output of a smoke detector on one of the inputs of an input comparator circuit which provides static input protection and a high input impedance by employing thick oxide layer over the gates of the comparator transistors. The CMOS chip also directly supplies operating current for a mechanical or piezoelectric horn. Further features include a clocked low voltage alarm; a buffer stage to permit the interconnection of a number of different detector circuits in common to a single input/output lead; and a visual LED indicator to indicate that the circuit is operating and to provide a visual indication any time the alarm condition for the circuit has been actuated.
Inventors
- 👤 Robert L. Chao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 05:32
CPC Classifications
G; G08; G08B; G08B17/00; G08B17/10; H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/023
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
220 words
An output driver circuit formed as an integral part of a CMOS circuit chip including, in combination: first and second high gain CMOS circuit amplifier sets, each including three pairs of first and second complementary field effect transistors, each pair connected in series between first and second voltage supply terminals, and means connecting a common junction of the transistors of each pair, except the third pair, to the common interconnected gates of the next succeeding pair of transistors in each set; means for applying input signals in common to the gates of the first pair of transistors of the first set, a common junction of the third pair of transistors of the first set being connected in common to the gates of the transistors of the first pair of the second set; means for obtaining output signals from a common junction of the transistors of the third pair of transistors in said second set and the common junction of the transistors of the third pair of transistors of said first set; and control means responsive to a control signal and coupled to the first pairs of transistors in each amplifier set for disabling said first pairs when said control signal is in a first condition and for enabling said first pairs when said control signal is in a second condition.
Claim 2
Dependent Claim
220 words
An output driver circuit formed as an integral part of a CMOS circuit chip including, in combination: first and second high gain CMOS circuit amplifier sets, each including three pairs of first and second complementary field effect transistors, each pair connected in series between first and second voltage supply terminals, and means connecting a common junction of the transistors of each pair, except the third pair, to the common interconnected gates of the next succeeding pair of transistors in each set; means for applying input signals in common to the gates of the first pair of transistors of the first set, a common junction of the third pair of transistors of the first set being connected in common to the gates of the transistors of the first pair of the second set; means for obtaining output signals from a common junction of the transistors of the third pair of transistors in said second set and the common junction of the transistors of the third pair of transistors of said first set; and control means responsive to a control signal and coupled to the first pairs of transistors in each amplifier set for disabling said first pairs when said control signal is in a first condition and for enabling said first pairs when said control signal is in a second condition.
Claim 3
Dependent Claim
43 words
The combination according to claim 1 wherein the transistors of the first pair of transistors of each of said first and second sets conduct very low values of current relative to the current conducted by the third pair of transistors in each set.
Claim 4
Dependent Claim
43 words
The combination according to claim 2 wherein chip area of the transistors of the third pair of each of said sets is several hundred times larger than chip area of the first pair of transistors in each of said first and second sets.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-08-09 | 1986-02-08 | 1986-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-08-09 | 1990-02-08 | 1990-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-08-09 | 1994-02-08 | 1994-08-10 | $7700.00 | Window Closed / Lapsed |