US4521858A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flexible addressing and sequencing system for operand memory and control store using dedicated micro-address registers loaded solely from alu
Assignee: TECHNOLOGY MARKETING Inc
•
Filing: 1983-03-11
•
Granted: 1985-06-04
•
Expires: 2003-03-11
Abstract
Abstract A microprocessor computer includes a control store ROM, which is flexibly addressed, using a sequence register and base register, both of which are loaded from the microprocessor data loop. The sequence register and microinstruction register, the latter providing a pipeline for output control store microinstructions, are selectively accessed by a multiplexer. The output of this multiplexer, along with the output of the base register, provide the inputs to an adder which may selectively address a microinstruction in the control store, as specified by the output of the multiplexer, or as specified by the sum of the addresses from the multiplexer and the base register. The flexible address, in addition to addressing the control store, provides an address to micro-operand storage in a high speed RAM. This allows local storage of data that must be processed by the microprocessor under microprogram control in high through-put real time applications. The use of the multiplexer and adder permits flexible addressing of both microinstruction words and micro-operands in the control store by permitting the address to be specified by (a) the microinstruction register; (b) the sequence register; (c) the sum of the base and sequence register; or (d) the sum of the base and microinstruction register. This flexibility of addressing permits loop strings to be implemented in the control store and allows two-dimensional data arrays to be addressed in the micro-operand RAM.
Inventors
- 👤 Alan D. Kraemer
- 👤 James A. Kane
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:56
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/26; G06F9/262; G06F9/264; G06F9/265
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
112 words
A processor, including an arithmetic logic unit and a microinstruction control store, comprising: a first register connected to be loaded solely from said arithmetic logic unit with a first micro-address word segment that forms a base number portion of a microinstruction address; a second register, connected to be loaded solely from said arithmetic logic unit with a second micro-address word segment that forms an offset number portion of a microinstruction address; means for adding said first and second micro-address word segments together to form a microinstruction address; and means responsive to said adding means for addressing said microinstruction control store to access a microinstruction which directly operates the hardward of said processor.
Claim 2
Dependent Claim
112 words
A processor, including an arithmetic logic unit and a microinstruction control store, comprising: a first register connected to be loaded solely from said arithmetic logic unit with a first micro-address word segment that forms a base number portion of a microinstruction address; a second register, connected to be loaded solely from said arithmetic logic unit with a second micro-address word segment that forms an offset number portion of a microinstruction address; means for adding said first and second micro-address word segments together to form a microinstruction address; and means responsive to said adding means for addressing said microinstruction control store to access a microinstruction which directly operates the hardward of said processor.
Claim 3
Dependent Claim
26 words
A processor, as defined in claim 1, additionally comprising: an addressable operand memory; and means responsive to said adding means for addressing said addressable operand memory.
Claim 4
Dependent Claim
46 words
A processor, as defined in claim 2, additionally comprising: alternate means for addressing said microinstruction control store; and means for addressing said microinstruction control store using said alternate addressing means while simultaneously adressing an operand in said operand memory using the output of said adding means.
Claim 5
Dependent Claim
26 words
A processor, as defined in claim 1, additionally comprising: means responsive to one of said first and second registers for selectively addressing said microinstruction control store.
Claim 6
Dependent Claim
25 words
A processor, as defined in claim 1, additionally comprising: means responsive to the output of said microinstruction control store for addressing said microinstruction control store.
Claim 7
Dependent Claim
41 words
A processor, as defined in claim 5, additionally comprising: means for adding the micro-address word in one of said first and second registers to the output of said micro-instruction control store to produce a sum for addressing said micro-instruction control store.
Claim 8
Independent Claim
131 words
A method of addressing an operand memory, and a control store which contains microinstructions which directly operate the hardware of a processor having an arithmetic logic unit and a pair of micro-address registers, comprising: loading a different micro-address word, that forms a portion of a microinstruction address, into each of said pair of micro-address registers solely from said arithmetic logic unit; adding the micro-address words in said pair of registers to produce a sum micro-address word; adding to said sum micro-address word an additional memory select segment indicating whether said sum micro-address word is intended to be communicated to said operand memory or to said control store; and gating said sum micro-address word to either said control store or said operand memory in response to information in said memory select segment.
Claim 9
Independent Claim
131 words
A method of addressing an operand memory, and a control store which contains microinstructions which directly operate the hardware of a processor having an arithmetic logic unit and a pair of micro-address registers, comprising: loading a different micro-address word, that forms a portion of a microinstruction address, into each of said pair of micro-address registers solely from said arithmetic logic unit; adding the micro-address words in said pair of registers to produce a sum micro-address word; adding to said sum micro-address word an additional memory select segment indicating whether said sum micro-address word is intended to be communicated to said operand memory or to said control store; and gating said sum micro-address word to either said control store or said operand memory in response to information in said memory select segment.
Claim 10
Dependent Claim
19 words
A method of addressing, as defined in claim 7, additionally comprising: addressing an operand memory using said sum micro-address.
Claim 11
Dependent Claim
40 words
A method of addressing, as defined in claim 7, additionally comprising: providing an alternate micro-address for said microinstruction control store by adding the micro-address word in one of said pair of registers to the output of said microinstruction control store.
Claim 12
Dependent Claim
33 words
A method of addressing, as defined in claim 7, additionally comprising: providing an alternate micro-address for said microinstruction control store from one of said different micro-address words in said pair of address registers.
Claim 13
Dependent Claim
145 words
A processor, including an arithmetic logic unit and a microinstruction control store, comprising: a first addressable register connected to be loaded solely from said arithmetic logic unit with a first micro-address word segment that forms a base number portion of a microinstruction address; a second addressable register, connected to be loaded solely from said arithmetic logic unit with a second micro-address word segment that forms an offset number portion of a microinstruction address; means for adding said first and second micro-address word segments together to form a microinstruction address; means responsive to said adding means for addressing said microinstruction control store to access a sequence of microinstructions which directly operate the hardward of said processor; and means for reloading said first register with a third micro-address word segment to alter said microinstruction address and thereby offset the micro instruction sequence accessed in the control store.
Claim 14
Dependent Claim
145 words
A processor, including an arithmetic logic unit and a microinstruction control store, comprising: a first addressable register connected to be loaded solely from said arithmetic logic unit with a first micro-address word segment that forms a base number portion of a microinstruction address; a second addressable register, connected to be loaded solely from said arithmetic logic unit with a second micro-address word segment that forms an offset number portion of a microinstruction address; means for adding said first and second micro-address word segments together to form a microinstruction address; means responsive to said adding means for addressing said microinstruction control store to access a sequence of microinstructions which directly operate the hardward of said processor; and means for reloading said first register with a third micro-address word segment to alter said microinstruction address and thereby offset the micro instruction sequence accessed in the control store.
Claim 15
Dependent Claim
47 words
A processor, including an arithmetic logic unit and a microinstruction control store, as defined in claim 1, further comprising means for reloading said first register with a third micro-address word segment to alter said microinstruction address and thereby offset the microinstruction sequence accessed in the control store.
References Cited (Backward Citations)
US3497630A
Cited
US3766527A
Cited
US4016546A
Cited
US3949378A
Cited
US4042911A
Cited
US4231084A
Cited
US4323964A
Cited
US4124891A
Cited
US4247893A
Cited
US4254461A
Cited
US4172281A
Cited
US4237543A
Cited
US4228498A
Cited
US4249239A
Cited
US4202035A
Cited
US4449184A
Cited
US4339796A
Cited
US4223381A
Cited
US4268902A
Cited
US4231089A
Cited
US4258419A
Cited
US4250545A
Cited
US4224668A
Cited
US4317170A
Cited
US4237535A
Cited
US4312034A
Cited
US4379328A
Cited
US4306287A
Cited
US4383297A
Cited
US4367524A
Cited
US4348724A
Cited
US4430711A
Cited
US4370709A
Cited
US4373182A
Cited
US4434465A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-06-03 | 1988-12-03 | 1989-06-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-06-03 | 1992-12-03 | 1993-06-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-06-03 | 1996-12-03 | 1997-06-04 | $7700.00 | Window Closed / Lapsed |