US4513419A — Digital conversion circuit and method for testing…

Claim 1

Independent Claim 378 words

In an apparatus for testing systems that communicate by transmission and reception of electrical communication words having a predetermined, binary encoded, serial bit format in which successive words are separated by a predetermined synchronizing time gap, a circuit for receiving and reformating said communication words for facilitating analysis thereof, comprising: signal receiving means having an input adapted to receive said communication words and including means for separating and outputting a serial data signal component and a clock signal component, said clock signal component representing a bit rate of said serial data signal component, and wherein said signal receiving means further includes means for detecting and separately outputting a sync signal component representing said synchronizing time gap between successive communication words; serial to parallel shift register means having a serial data input connected to said receiving means to receive said serial data signal component and said clock signal component, and having a plurality of parallel data outputs, one for each serial bit in said communication words, said serial to parallel shift register means further having a register section associated with a predetermined first subset of bits of said communication word and having means for reversing the serial order in said register section such that the corresponding parallel outputs present said first subset of data bits in a reverse order with respect to the order in which they are received by said serial to parallel shift register means; and word detector means having an input connected to said signal receiving means and including clock signal counting means for receiving and counting said clock signal component, said word detector means producing a word loaded signal in response to said counting means accumulating a predetermined count corresponding to the number of serial bits in said communication word, and wherein said counting means of said word detector means is connected to receive said sync signal component and is provided with count reset means that resets said counting means in response to said sync signal component, whereby the occurrence of said word loaded signal represents the condition of said shift register means in which said plurality of parallel outputs, including those corresponding to said register section containing the reversed ordered first subset of data bits, are ready with the reformatted, parallel data, communication word.

Claim 2

Dependent Claim 378 words

In an apparatus for testing systems that communicate by transmission and reception of electrical communication words having a predetermined, binary encoded, serial bit format in which successive words are separated by a predetermined synchronizing time gap, a circuit for receiving and reformating said communication words for facilitating analysis thereof, comprising: signal receiving means having an input adapted to receive said communication words and including means for separating and outputting a serial data signal component and a clock signal component, said clock signal component representing a bit rate of said serial data signal component, and wherein said signal receiving means further includes means for detecting and separately outputting a sync signal component representing said synchronizing time gap between successive communication words; serial to parallel shift register means having a serial data input connected to said receiving means to receive said serial data signal component and said clock signal component, and having a plurality of parallel data outputs, one for each serial bit in said communication words, said serial to parallel shift register means further having a register section associated with a predetermined first subset of bits of said communication word and having means for reversing the serial order in said register section such that the corresponding parallel outputs present said first subset of data bits in a reverse order with respect to the order in which they are received by said serial to parallel shift register means; and word detector means having an input connected to said signal receiving means and including clock signal counting means for receiving and counting said clock signal component, said word detector means producing a word loaded signal in response to said counting means accumulating a predetermined count corresponding to the number of serial bits in said communication word, and wherein said counting means of said word detector means is connected to receive said sync signal component and is provided with count reset means that resets said counting means in response to said sync signal component, whereby the occurrence of said word loaded signal represents the condition of said shift register means in which said plurality of parallel outputs, including those corresponding to said register section containing the reversed ordered first subset of data bits, are ready with the reformatted, parallel data, communication word.

Claim 3

Dependent Claim 188 words

The apparatus set forth in claim 1 further comprising: a multibit label comparator means, a multibit label select switch means and a label bit counter means; said multibit label select switch means enabling independent selection of bit states corresponding to said first subset of data bits of said communication word, said first subset of data bits being associated with a label identification of the content of the associated communication word; said comparator means connected to certain of said parallel outputs of said shift register means and said label bit counter means cooperatively connected between said receiving means and said comparator means for causing said comparator means to compare, at said certain parallel outputs of said shift register means, said first subset of data bits of each communication word as received and loaded into said shift register means, with the status of said label select switch means, said comparator means having an output at which a trigger signal is produced in reponse to said comparator means detecting a match between said first subset of data bits in said communication word and the status of said label select switch means.

Claim 4

Dependent Claim 50 words

The apparatus set forth in claim 2 wherein said label bit counter means is connected to said signal receiving means for receiving said sync signal component, said label bit counter means including reset means for resetting the count accumulated therein in response to the receipt of said sync signal component.

Claim 5

Dependent Claim 70 words

The apparatus set forth in claim 3, wherein said label bit counter means includes means for causing said comparator means to compare the data on said certain parallel outputs with the status of said label select switch means in response to said label bit counter means accumulating a count corresponding to the total of said first subset of data bits that occur at the beginning of each successive communication word.

Claim 6

Dependent Claim 154 words

In the apparatus of claim 1, wherein said shift register means comprises a plurality of register modules, a first of said modules having a serial data input and a serial data output and a plurality of parallel bit outputs for registering therewithin said bits of said communication word, and a second module having a serial data input and a serial data output and a plurality of parallel bit outputs, said second module corresponding to said register section for registering said first subset of data bits of said communication word when said word is fully loaded in said shift register means, and wherein said serial data output of said first register module is so connected to serial data input of said second register module so that said second register module is loaded in reverse order with the first subset of data bits of said communication word relative to order of loading of said first module.

Claim 7

Dependent Claim 51 words

In the apparatus of claim 1 wherein said predetermined binary encoded serial bit format of said communication words is further characterized by each bit having a predetermined time width, and wherein said synchronizing time gap comprises a time duration at least as great as four times said predetermined bit time width.

Claim 8

Dependent Claim 97 words

In the apparatus of claim 1, the combination with said circuit for receiving and reformatting said communication words of a data analyzer having an input for receiving multiple parallel bits of data, said input connected to said parallel outputs of said shift register means, and said data analyzer further having a load command input, said load command input connected to said word detector means for receiving said word loaded signal, whereby a communication word that has been loaded into said shift register means is then transferred to said data analyzer means in response to said word detector.

Claim 9

Dependent Claim 206 words

In a method of testing systems that communicate by transmission and reception of electrical communication words having a predetermined binary encoded, serial bit format, a process for receiving and reformatting said communication words for facilitating analysis thereof, comprising: receiving, in succession, said communication words and separating therefrom serial data bits representing information contained in each of said words, and also separating from said communications words a clock signal representing the bit rate and phase of said serial data bits, each said communication word having a first predetermined subset of data bits; converting said serial data bits from serial data to parallel data by loading said serial data bits into a shift register at the rate and phase of said clock signal, and reversing the order of loading of said first subset of data bits; detecting when a complete communication word has been loaded into said shift register by counting said clock signals and producing a word loaded indication signal when the number of counted clock signals corresponds to the number of serial bits in a complete communication word; and decoding said parallel data of each said communication words in a data analyzer in the order in which said data bits are loaded into said shift register.

Claim 10

Dependent Claim 206 words

In a method of testing systems that communicate by transmission and reception of electrical communication words having a predetermined binary encoded, serial bit format, a process for receiving and reformatting said communication words for facilitating analysis thereof, comprising: receiving, in succession, said communication words and separating therefrom serial data bits representing information contained in each of said words, and also separating from said communications words a clock signal representing the bit rate and phase of said serial data bits, each said communication word having a first predetermined subset of data bits; converting said serial data bits from serial data to parallel data by loading said serial data bits into a shift register at the rate and phase of said clock signal, and reversing the order of loading of said first subset of data bits; detecting when a complete communication word has been loaded into said shift register by counting said clock signals and producing a word loaded indication signal when the number of counted clock signals corresponds to the number of serial bits in a complete communication word; and decoding said parallel data of each said communication words in a data analyzer in the order in which said data bits are loaded into said shift register.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1988-04-22	1988-10-22	1989-04-23	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1992-04-22	1992-10-22	1993-04-23	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1996-04-22	1996-10-22	1997-04-23	$7700.00	Window Closed / Lapsed

Digital conversion circuit and method for testing digital information transfer systems based on serial bit communication words

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag