US4442589A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing field effect transistors
Assignee: International Business Machines Corp
•
Filing: 1981-03-05
•
Granted: 1984-04-17
•
Expires: 2001-03-05
Abstract
Abstract A transistor and method of forming the same are disclosed. A thick mesa of dielectric material is grown on a semiconductor substrate and two or more layers of polycrystalline silicon grown on the vertical sides of the mesa serve a masking function to define the gate region of the transistor with high accuracy. The mesa and the two or more polycrystalline layers remain in the final device.
Inventors
- 👤 Ven Y. Doo
- 👤 Paul J. Tsang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 16:30
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D30/01; H10D30/021; H10D30/0221; H10D30/028; H10D30/601; H10D30/603; H10D30/605; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/517; H10D64/518; H10P; H10P76/00; H10P76/40; H10P76/408; H10P76/4085
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
148 words
A method of forming a transistor which comprises: (a) providing a semiconductor substrate of one conductivity type having a shallow surface layer of opposite conductivity type; (b) forming a thick mesa of dielectric material on said substrate; (c) forming a first layer of polycrystalline silicon only on the vertical surfaces of said mesa by reactive ion etching; (d) introducing at least one impurity into said substrate, said mesa and said first layer of polycrystalline silicon masking said substrate against the introduction of said at least one impurity; (e) forming a second layer of polycrystalline silicon by reactive ion etching; (f) introducing at least one impurity of a different conductivity type from said first at least one impurity into said substrate at areas other than those masked by said mesa, said first polycrystalline silicon layer and said second polycrystalline silicon layer to thereby form the gate of said transistor.
Claim 2
Independent Claim
148 words
A method of forming a transistor which comprises: (a) providing a semiconductor substrate of one conductivity type having a shallow surface layer of opposite conductivity type; (b) forming a thick mesa of dielectric material on said substrate; (c) forming a first layer of polycrystalline silicon only on the vertical surfaces of said mesa by reactive ion etching; (d) introducing at least one impurity into said substrate, said mesa and said first layer of polycrystalline silicon masking said substrate against the introduction of said at least one impurity; (e) forming a second layer of polycrystalline silicon by reactive ion etching; (f) introducing at least one impurity of a different conductivity type from said first at least one impurity into said substrate at areas other than those masked by said mesa, said first polycrystalline silicon layer and said second polycrystalline silicon layer to thereby form the gate of said transistor.
Claim 3
Dependent Claim
36 words
The method of claim 1 which further comprises forming an annular layer of dielectric isolation on said substrate around said mesa, thereby producing a defined area between said mesa and said annular layer of dielectric isolation.
Claim 4
Dependent Claim
21 words
The method of claim 2 wherein the at least one impurity introduced in step (d) is introduced into said defined area.
Claim 5
Dependent Claim
74 words
The method of claim 3 wherein a portion of said defined area is masked subsequent to introducing the at least one impurity in step (d) but prior to the forming of said second layer of polycrystalline silicon in step (e) and wherein at least one impurity of a conductivity type opposite the conductivity type of the at least one impurity introduced in step (d) is introduced into the unmasked portion of said defined area.
Claim 6
Dependent Claim
18 words
The method of claim 2 wherein the annular layer of dielectric isolation is formed prior to step (a).
Claim 7
Dependent Claim
56 words
The method of claim 2 wherein only one impurity is introduced during step (d) which has a conductivity type opposite that of the shallow surface layer of step (a), and which is p type, wherein two impurities are introduced during step (f) and wherein the annular layer of dielectric isolation is formed prior to step (b).
Claim 8
Dependent Claim
29 words
The method of claim 1 wherein the at least one impurity introduced during step (d) has a conductivity type opposite that of the shallow surface layer of step (a).
Claim 9
Dependent Claim
34 words
The method of claim 7 where the conductivity type of the shallow surface layer is n type and the conductivity type of the at least one impurity introduced during step (d) is p type.
Claim 10
Dependent Claim
14 words
The method of claim 8 wherein during step (f) two impurities are sequentially introduced.
References Cited (Backward Citations)
US3846822A
Cited
US4074300A
Cited
US4079504A
Cited
US4038107A
Cited
US4038107B1
Cited
US4033026A
Cited
US4101922A
Cited
US4078947A
Cited
US4099987A
Cited
US4296426A
Cited
US4173818A
Cited
US4234362A
Cited
US4209349A
Cited
GB2038088A
Cited
FR2445618A1
Cited
DE2950413A1
Cited
US4272881A
Cited
US4342149A
Cited
US4312680A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-04-17 | 1987-10-17 | 1988-04-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-04-17 | 1991-10-17 | 1992-04-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-04-17 | 1995-10-17 | 1996-04-17 | $7700.00 | Window Closed / Lapsed |