Patent US4418384A successfully refreshed from Google Patents.
US4418384A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Communication subsystem with an automatic abort transmission upon transmit underrun
Assignee: Bull HN Information Systems Inc
•
Filing: 1980-10-06
•
Granted: 1983-11-29
•
Expires: 2000-10-06
Abstract
Abstract A data processing system operating in a bit oriented protocol (BOP) mode of operation senses a transmit underrun; that is, the subsystem is not receiving data from a microprocessor fast enough to maintain the synchronous transmission over the communication line. Apparatus senses the transmit underrun state and generates an abort sequence of bits containing from 8 to 13 successive binary ONE bits.
Inventors
- 👤 Thomas O. Holtey
- 👤 Richard P. Kelly
- 👤 Steven S. Noyes
- 👤 James C. Raymond
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 17:02
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/22; H04L1/0078; H04L1/0083; G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4221; G06F13/4226
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
204 words
In combination with a data processing system comprising a system bus, at least one central processing unit (CPU), one main memory, one peripheral controller, each individually coupled to said system bus, a communications subsystem also coupled to said system bus, said communications subsystem including a communications controller coupled to said system bus and also including typical communication devices such as a modem, a dialing unit and a touch-tone receiver coupled to said communications controller, said communications controller controlling the receipt and transmission of messages by said data processing system, said communications controller comprising: (a) a microprocessor coupled to main memory for receiving a data byte of information from said main memory; (b) a universal synchronous receiver transmitter (USRT) coupled to said microprocessor for receiving the data byte of information from said microprocessor, said USRT further generating an underrun signal and a series of flag byte signals when said microprocessor fails to transmit a data byte to said USRT within a predetermined time interval; and (c) first means responsive to said underrun signal for generating a predetermined signal and superimposing the predetermined signal on one of the series of flag byte signals thereby generating an abort sequence of a predetermined number of binary ONE bits.
Claim 2
Dependent Claim
204 words
In combination with a data processing system comprising a system bus, at least one central processing unit (CPU), one main memory, one peripheral controller, each individually coupled to said system bus, a communications subsystem also coupled to said system bus, said communications subsystem including a communications controller coupled to said system bus and also including typical communication devices such as a modem, a dialing unit and a touch-tone receiver coupled to said communications controller, said communications controller controlling the receipt and transmission of messages by said data processing system, said communications controller comprising: (a) a microprocessor coupled to main memory for receiving a data byte of information from said main memory; (b) a universal synchronous receiver transmitter (USRT) coupled to said microprocessor for receiving the data byte of information from said microprocessor, said USRT further generating an underrun signal and a series of flag byte signals when said microprocessor fails to transmit a data byte to said USRT within a predetermined time interval; and (c) first means responsive to said underrun signal for generating a predetermined signal and superimposing the predetermined signal on one of the series of flag byte signals thereby generating an abort sequence of a predetermined number of binary ONE bits.
Claim 3
Dependent Claim
40 words
The communications controller as recited in claim 1 including at least a first register in said USRT for storing the data byte received from said microprocessor and transmitting the data byte serially to a selected on of said communication devices.
Claim 4
Dependent Claim
31 words
The communications controller as recited in claim 2 wherein said first means includes a shift register coupled to said USRT and responsive to the underrun signal for generating the predetermined signal.
Claim 5
Dependent Claim
33 words
The communications controller as recited in claim 3 wherein said first means includes second means coupled to said USRT and said shift register for superimposing the predetermined signal on the flag byte signal.
Claim 6
Dependent Claim
38 words
The communications controller as recited in claim 4 wherein said second means comprises an AND gate having its input terminal coupled to said shift register, and an OR gate coupled to said AND gate and to said USRT.
Claim 7
Dependent Claim
22 words
The communications controller as recited in claim 5 wherein said predetermined number of successive binary ONE bits is from 8 to 13.
References Cited (Backward Citations)
US3680051A
Cited
US3710327A
Cited
US3825905A
Cited
US4075691A
Cited
US4122519A
Cited
US4155117A
Cited
US4168469A
Cited
US4188665A
Cited
US4156931A
Cited
US4254462A
Cited
US4225919A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-11-28 | 1987-05-30 | 1987-11-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-11-28 | 1991-05-30 | 1991-11-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-11-28 | 1995-05-30 | 1995-11-29 | $7700.00 | Window Closed / Lapsed |