US4412312A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiaddressable highly integrated semiconductor storage
Assignee: International Business Machines Corp
•
Filing: 1981-11-02
•
Granted: 1983-10-25
•
Expires: 2001-11-02
Abstract
Abstract A multiaddressable highly integrated semiconductor storage is provided, the storage locations of which are addressable by several independent address systems for parallel reading and/or writing. The storage locations are each made up of n storage elements. One storage location consists, for example, of at least two flip-flops which, via coupling elements are connected to associated separate bit and word lines. Each storage location has at least three independently selectable or addressable entry/exit ports permitting the following operations to be executed in parallel: Read word A, read word B, write word C as well as any combination of two or individual ones of those operations. The number of read ports can be increased by providing further address systems and by substituting triple, quadruple, etc., storage cells for a cell pair.
Inventors
- 👤 Horst H. Berger
- 👤 Siegfried K. Wiedmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:55
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/16
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
83 words
A multiaddressable storage comprising a plurality of intersecting bit and word lines forming crosspoints therebetween, a plurality of storage locations provided at the crosspoints and connected to said respective bit and word lines, said storage locations each consisting of at least a cell pair of two storage elements, and coupling elements for connecting the storage elements to associated bit lines differing from each other and to separate word lines, whereby each storage location is provided with at least three independently selectable read/write ports.
Claim 2
Dependent Claim
83 words
A multiaddressable storage comprising a plurality of intersecting bit and word lines forming crosspoints therebetween, a plurality of storage locations provided at the crosspoints and connected to said respective bit and word lines, said storage locations each consisting of at least a cell pair of two storage elements, and coupling elements for connecting the storage elements to associated bit lines differing from each other and to separate word lines, whereby each storage location is provided with at least three independently selectable read/write ports.
Claim 3
Dependent Claim
117 words
The multiaddressable storage of claim 1, in which the coupling elements are responsive to different polarities of a reference potential applied to the storage location, wherein further from the at least two storage elements of a storage location one storage element is addressable via first address and read lines while the other storage element of the same storage location is addressable separately therefrom via second address and read lines for reading and wherein the write operation for both storage elements of a storage location or cell pair is controllable via at least a third port by having the at least two storage elements of a storage location connected to third common or coupled address or write lines.
Claim 4
Dependent Claim
33 words
The multiaddressable storage of claims 1 or 2, in which the number of read ports is increased by providing the storage locations as triple, quadruple, etc., storage cells with corresponding additional address circuitry.
Claim 5
Dependent Claim
68 words
The multiaddressable storage of claims 1 or 2 wherein the cell pairs connected to a word line pair form register banks which are separately addressable via separate word lines and which emit their information via separate bit line pairs, and wherein for writing information into the storage, all cell pairs belonging to a register bank are jointly addressable from a third port via said two separate words lines.
Claim 6
Dependent Claim
51 words
The multiaddressable storage of claim 1 in which for executing in parallel the operations "read word A", "read word B" and "write word C" as well as any combination of two or individual ones of the three operations, a cell pair is provided with corresponding separate first, second and third ports.
Claim 7
Dependent Claim
55 words
The multiaddressable storage of claim 5, wherein the third port for writing information into a storage location is connected via associated coupling elements to the word lines of said storage location so that the at least two storage elements of said storage location are simultaneously addressed via the word lines and the common write lines.
Claim 8
Dependent Claim
57 words
The multiaddressable storage of claim 1 or 5 whereby, in an integrated semiconductor structure wtih multi-layer metallization the read ports in common are arranged in a first metallization layer with the common write port being arranged in a second metallization layer and where the word lines are arranged together and being formed of a third metallization layer.
Claim 9
Dependent Claim
40 words
The multiaddressable storage of claims 1 or 6, wherein the at least two storage elements forming each of the plurality of storage locations are physically arranged in separate storage matrices which are logically connected to each other via coupling elements.
References Cited (Backward Citations)
US3651476A
Cited
US3737866A
Cited
US3979735A
Cited
US3968480A
Cited
FR2357979B1
Cited
US4125877A
Cited
US4070657A
Cited
US4127899A
Cited
US4193127A
Cited
US4280197A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-24 | 1987-04-25 | 1987-10-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-24 | 1991-04-25 | 1991-10-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-24 | 1995-04-25 | 1995-10-25 | $7700.00 | Window Closed / Lapsed |