US4311925A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Current switch emitter follower latch having output signals with reduced noise
Assignee: International Business Machines Corp
•
Filing: 1979-09-17
•
Granted: 1982-01-19
•
Expires: 1999-09-17
Abstract
Abstract An improved current switch emitter follower (CSEF) latch has reduced "noise" in the output signal from equal and opposite operation of the output transistors. The improvement resides in dotting the collector resistors of the input transistors in each current switch with a common shift resistor. The dotted collector resistors control the output transistors whereby one turns on and the other turns off with little change in output signal level as clock signals change to the input transistor.
Inventors
- 👤 Albert Y. Chang
- 👤 Punit J. Pandya
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:47
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/411; H03K3/01; H03K3/013
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
171 words
An improved current switch emitter follower latch comprising: (a) A first current switch including first and second circuits and having an output through a first emitter follower, (b) a second current switch including first and second circuits and having an output through a second emitter follower, (c) an output circuit connected to outputs of the first and second emitter followers, (d) means coupling the first circuits of the first and second current switches to each other, (e) a feedback loop coupling an output of the first circuit as an input to the second circuit of the second current switch, and (f) means providing a common input voltage to the first and second emitter followers whereby noise is substantially eliminated in the output circuit when a data input signal is at a down or binary "0" level to the first current switch and the feedback loop is in a down or binary "0" condition and positive and negative signals are successively provided as inputs to the first and second current switches, respectively.
Claim 2
Dependent Claim
171 words
An improved current switch emitter follower latch comprising: (a) A first current switch including first and second circuits and having an output through a first emitter follower, (b) a second current switch including first and second circuits and having an output through a second emitter follower, (c) an output circuit connected to outputs of the first and second emitter followers, (d) means coupling the first circuits of the first and second current switches to each other, (e) a feedback loop coupling an output of the first circuit as an input to the second circuit of the second current switch, and (f) means providing a common input voltage to the first and second emitter followers whereby noise is substantially eliminated in the output circuit when a data input signal is at a down or binary "0" level to the first current switch and the feedback loop is in a down or binary "0" condition and positive and negative signals are successively provided as inputs to the first and second current switches, respectively.
Claim 3
Dependent Claim
41 words
The current switch emitter follower latch described in claim 1 further including an emitter follower included in the feedback loop for receiving the input from the first circuit and providing an output to the second circuit of the second current switch.
Claim 4
Dependent Claim
51 words
The current switch emitter follower latch described in claim 1 wherein the means providing a common input voltage to the first and second emitter followers comprises first and second resistive connections between the base terminals of the first and second emitter followers to a supply voltage through a common shift resistor.
Claim 5
Dependent Claim
36 words
The current switch emitter follower latch described in claim 3 wherein the means coupling the first circuits of the first and second current switches is further connected to the emitter follower included in the feedback loop.
Claim 6
Dependent Claim
29 words
The current switch emitter follower latch described in claim 1 wherein the first circuit in the first and second current switches includes a multi-emitter, multi-base and single collector transistor.
Claim 7
Dependent Claim
52 words
The current switch emitter follower latch described in claim 5 wherein a data signal and a clock signal are provided as separate inputs to different base regions of one first transistor and a feedback signal and a clock signal are provided as different inputs to the bases of the other first transistor.
Claim 8
Dependent Claim
39 words
The current switch emitter follower latch described in claim 6 wherein the supply voltage is connected through a shift resistor as an input to the first and second emitter followers and to the collectors of the multi-emitter, multi-base transistors.
Claim 9
Dependent Claim
55 words
The current switch emitter follower latch described in claim 7 wherein the output signal at the first and second emitter followers will be substantially constant when a binary "0" condition is present for both a data signal and a feedback signal and a positive clock signal begins after and ends before a negative clock signal.
Claim 10
Dependent Claim
443 words
An improved current switch emitter follower latch comprising: a first current switch circuit means including a first transistor and a second transistor, said first transistor having a collector, a first base, a second base and an emitter, said second transistor having a collector, a base and an emitter, first and second resistors serially connecting said collector of said first transistor to a first potential source, a third resistor serially connecting said collector of said second transistor to said first potential source; a second current switch circuit means including a third transistor and a fourth transistor, said third transistor having a collector, a first base, a second base and an emitter, said fourth transistor having a collector, a base and an emitter, a fourth resistor serially connecting said collector of said third transistor to the juncture of said first and second resistors, feedback circuit means including a fifth transistor, said fifth transistor having a collector, a base and an emitter, a direct connection between said collector of said fifth transistor and said first potential source, a fifth resistor connecting said emitter of said fifth transistor to a second potential source, a common connection between said collector of said second transistor, said collector of said fourth transistor and said base of said fifth transistor, a direct connection between said emitter of said fifth transistor and said first base of said third transistor; a direct connection between said base of said second transistor, said base of said fourth transistor and a source of reference potential; a first constant current source connected to said emitter of said first transistor and said emitter of said second transistor; a second constant current source connected to said emitter of said fourth transistor and said emitter of said third transistor; output circuit means including a sixth transistor and a seventh transistor, said sixth transistor having a collector, a base and an emitter, said seventh transistor having a collector, a base and an emitter, a sixth resistor connecting said emitter of sixth transistor and said emitter of said seventh transistor to said second source of potential, a direct connection between said collector of said sixth transistor, said collector of said seventh transistor and said first potential source; a source of --clock pulses connected to said second base of said first transistor; a source of +clock pulses connected to said second base of said third transistor; an input terminal for said current switch emitter follower latch connected to said first base of said first transistor; and an output terminal for said current switch emitter follower latch connected in common to said emitter of said sixth transistor and said emitter of said seventh transistor.
Claim 11
Dependent Claim
443 words
An improved current switch emitter follower latch comprising: a first current switch circuit means including a first transistor and a second transistor, said first transistor having a collector, a first base, a second base and an emitter, said second transistor having a collector, a base and an emitter, first and second resistors serially connecting said collector of said first transistor to a first potential source, a third resistor serially connecting said collector of said second transistor to said first potential source; a second current switch circuit means including a third transistor and a fourth transistor, said third transistor having a collector, a first base, a second base and an emitter, said fourth transistor having a collector, a base and an emitter, a fourth resistor serially connecting said collector of said third transistor to the juncture of said first and second resistors, feedback circuit means including a fifth transistor, said fifth transistor having a collector, a base and an emitter, a direct connection between said collector of said fifth transistor and said first potential source, a fifth resistor connecting said emitter of said fifth transistor to a second potential source, a common connection between said collector of said second transistor, said collector of said fourth transistor and said base of said fifth transistor, a direct connection between said emitter of said fifth transistor and said first base of said third transistor; a direct connection between said base of said second transistor, said base of said fourth transistor and a source of reference potential; a first constant current source connected to said emitter of said first transistor and said emitter of said second transistor; a second constant current source connected to said emitter of said fourth transistor and said emitter of said third transistor; output circuit means including a sixth transistor and a seventh transistor, said sixth transistor having a collector, a base and an emitter, said seventh transistor having a collector, a base and an emitter, a sixth resistor connecting said emitter of sixth transistor and said emitter of said seventh transistor to said second source of potential, a direct connection between said collector of said sixth transistor, said collector of said seventh transistor and said first potential source; a source of --clock pulses connected to said second base of said first transistor; a source of +clock pulses connected to said second base of said third transistor; an input terminal for said current switch emitter follower latch connected to said first base of said first transistor; and an output terminal for said current switch emitter follower latch connected in common to said emitter of said sixth transistor and said emitter of said seventh transistor.
Claim 12
Dependent Claim
156 words
An improved current switch emitter follower latch, as described in claim 9, wherein: said first constant current source includes an eighth transistor having a collector, a base and an emitter, said collector of said eighth transistor being directly connected to said emitter of said first transistor and said emitter of said second transistor, said base of said eighth transistor being connected to a third potential source, and said emitter of said eighth transistor being connected via a seventh resistor to a fourth potential source; and, said second constant current source includes a ninth transistor having a collector, a base and an emitter, said collector of said ninth transistor being directly connected to said emitter of said third transistor and said emitter of said fourth transistor, said base of said ninth transistor being connected to said third potential source, and said emitter of said ninth transistor being connected via an eighth resistor to said fourth potential source.
References Cited (Backward Citations)
US3339089A
Cited
US3458719A
Cited
US3505535A
Cited
US3509366A
Cited
US3617772A
Cited
US3612911A
Cited
US3610955A
Cited
US3725878A
Cited
US3728560A
Cited
US3649852A
Cited
US3740590A
Cited
US3986057A
Cited
US4099070A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-01-18 | 1985-07-20 | 1986-01-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-01-18 | 1989-07-20 | 1990-01-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-01-18 | 1993-07-20 | 1994-01-19 | $7700.00 | Window Closed / Lapsed |